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ABSTRACT 
Surface mount technology promises to be the new 
packaging technique used by both manufacturers and users of 
electronic components. The three major packaging forms 
... 
being used today for semiconductor based components are the 
leadless ceramic chip carrier or "LCCC", the plastic leaded 
chip carri·er or "PLCC", and the small outli11e integrated 
circuit or "SOIC''. 
military applications. 
The "LCCC" is frequently used in 
The . "PLCC" is commonly used for 
J 
packaging microprocessors for consumer products. The ''SOIC'' 
package is often used in memory applications. This paper 
will discuss the advantages and disadvantages of each of 
these package types. As will be seen, some of the strengths 
and weaknesses apply to all three package types as they are 
generic to surface mount devices. Other characteristics 
be 
Alternatives 
• unique to the package being discussed. 
to these package types, such as the open • via 
1 
I 
.chip carrier, or "OVCC", and the author's own package 
New 
• 
proposal,· will be discussed in a similar manner. 
process techniques to attach surface mount components 
to pc boards are also being developed. These 
. 
include the use of solder columns to attach LCCCs to pc 
boards as well as the use of conductive epoxy instead of· 
solder. An applications chart developed as a result of the 
work ·described in this thesis and pres~nted here, should 
1 
.. 
I I 
• 
. ' 
J. 
:belp a user choose a package style for his·needs by clearly 
listing the attributes of each of the package styles 
discussed. The future of surface mount technology holds 
many challenges and potential rewards for those who solve 
these challenges. Solving heat dissipation problems with 
the u.se of heat pipes, and using "Chip on Board" technology 
are t.wo of ttle challenges that are d:isc.u:s·sed in this paper . 
. ; 
.. : 
,. 
r· 
' .. / 
.. 1. 
\• 
/ 
,. 
INTRODUCTION: 
The introduction of surface mount technology 
combined with the high pin outs required by VLSI, has made 
the standard dual in line package obsolete. The size and 
weight advantages gained by using surface mount components 
will for the most part eliminate the use of the "dip" 
_pa.ckage in futµr .. e· p:r.qciu<;ts. Many component supp:lier--~ in tpe 
s·,~imi.con~uc·t·or field. view t.his s-i~tuation as their c-ha·.nce ·t:o: 
c_orn.pa.ny 
ccJrnpon e nt · .. 
.o.wn vers:ion.. of· 
·· .. • . . . . .·. .. . . . 
the ''cure 
. . ? . . . 
all''' 
variet.y o·f package type·s: t'O :choose f·rom,, \'l·he-:n :pre.vi.ous·ly· -t.he:Y 
o,n.l,Y h_ad one . r-iany s.e.miconductor :U·,s.ers. are.: re:J.. .. ti-ctant.. :tco 
·choo·se any of the new. packages. 
T-his si·t·tiation hurts both t.h:e 
s.uppli,e'r:s ·of s;e'mi:co:nduc:tor co-mponen:·ts and the users of these 
I 
C--u-:stom·e .. r·s w-i1·1 no·t: ··use new package types 
be.crause· the supp'ly .. is no.·t t·he.re· ,. ,.and: ·th:e supply is not there 
:bec.au.se the market demand is. w.ea:k_ •.. 
Today there _.a:re: ·basically three package 
configurations being used. to pac~~ge semiconductor products • 
These three· packages are ·the leadless ceramic chip • carrier 
I 
-or· (LCCC), the plasti·c le.aded chip .c:a .. rrier or· (:P--:LCC), and 
3 
J· 
-.~ ·•! .. · . 
·-···. 
~: 
i 
... ., 
the small outlin·e integrated ¢·i:rcui t or ( SOIC). Typical 
configurations of these three component types are shown in 
figures 1, 7, & 14. This paper will discuss the advantages 
and disadvantages of each of these package types. As will be 
seen, some of the str~ngths and weaknesses discussed will 
apply to a:11 three . package types as t.hey are generic to the 
:surf ace moun-t. .d:e,~,i .. ce·~; . Other charactetistics will be 
. indi vid1.1.a.l to 'the: :Pack.age beingpil discus:s::ed. 
t'hetse· p:ackage types, such as the ppen via chip carri·er and 
t:he. author's. own· package pr-opo.s.al, will be discussed in a 
Future tren·ds in: surface mount technology 
.. 
. -11:. 
a-s, ·a re:s.u:Lt. 6:f t.he wo.rk: de:s.cr·i·be.d ·i·n. tr.his thesis and 
_pre·s.ent.-·e.d her:e:, should help .a user cho.,ose a package sty]~e 
.. 
for· hi·s :nee_:d1s· '.by clearly listi'ftg: the· :at.tr;ibutes of each. ·o.f 
,· 
i 
•, .• -"I• 
THE LEADLESS CERAMIC CHIP CARRIER: 
The leadless . ceramic chip carrier, o·r LCCC as it 
. 
is conunonly called, was one of the first surface mounted 
components to be developed in the field of semiconductor 
packaging [ 1 ] . The need for high component densities • 1n 
military applications was the main driving force behind this 
' I 
,deve lopement. The t·c·cc is usually a square ceramic package 
vii th. deposite·d ·c:op:p·er. :Pads on one side instead o·f· le.ads. 
·T"h ·.. · · ·· · a· t' h. · ··th th "footpr·1·.n.-. ··-t .. ' ' .o-.· .. ·n· -·.. t._· __ ·.h._'_·.e·. , e·.s.e .co.p:per· p·a ·s ma ... :c· . u·p wi: e 
circuit 'The .e:lectrical 
... 
l.S 
ADVANTAGES: . 
. The LC·CC has seve~al adv·antag.es .o.~1e:t ol·der p·a·c.k.ag·e· 
..... 
and dt'her surface. mount pack·a·ge.·s that :m.ake .it· 
p·ac·ka.ge of choicei :in military applicat·ion·s. The· LCCC meets 
t.h,e two major requirements of the m'ilitary application.,· 
. High Dens:i;.t:y 
& 
. High Reliability 
,: 
5 
'\. 
.. 
The dual in line package can no ··1onger be used in 
high density applications due to its leads and la~ge 
dimensions. The dip uses leads spaced on 100 mil centers, 
... 
arranged· in two parallel lines. In components· with large 
pin counts, this causes the package to become very long and 
very heavy. . In a dip package with onl.y 40 leads ·the ratio 
·ci.f the lengths of tne longest: to .. shor··te·st lead is :already 
6 ;·1 I 21 .. 
go.e:s :up. 
This -r·.atio would_: ge·t much wo:rse as the p.i:n cou-nt 
Lertg leads limit circuit speed due to parasitic 
res,i.st.ance, c:a_p.-aci tance, a·nd inductace. The ·different lead· 
len.g·ths c.an ·also :c-a·use: t.in1i-ng problems. By go·i·ng to the LC.C.C: 
:t.:h:e ··m.ili:tary ·'USer ga<1._n·S·: c-ertain benifi t$. ·c:l·S:Sddiated with a 
gene r-.a.l.Iy 
·in 
. . ·- ; 
··h· .. ·.·.· . ·_.· s .•. _ .. _···:a.p.e 
.··.·· ".'t· • .. · .. cen .. -e·rs·.: 
O···n··. • .
:uses 
with 
less-: 
t 
all: four s:i.des. 
Fi:.rst, the LCCC. 
re-al estate 
The LCCC is .r-OJlCJ:h .. J.·y: square 
:spaced 50 mil 
Th-is .. des;±.g_n a.l.lows for :much 
'·The. r:a·t·i:o :of the longest to 
The reduced 
· size and shape of the pac;k-a,g~. help to improve circuit 
pe_rr·orinance by decreasJ~.-ng the cit¢\lit length and decreasing 
c.i_r·cuit parasitics .. 
6' 
- _.,-,-
' 
·' 
. l 
.• 
·. 
a 
• 
., 
. 
• 
The LCCC advantage • 1S that the 
thickness, 
next 
size, and weight of the printed circuit 
board can be drastically reduced. This advantage is typical 
of mo$t surface mount applications regardless of the package 
t,y.pe J;>~ing used .• These reductions are-possible because the 
through -ho-le-s, ,required when a dip package are 
i .. .. d e: .. 1m1nat.e ._ •: The· ·o:nly via holes ne·eded are for electrical 
con:ductors, not .Pi.-n. sockets. These small holes allow for 
.. 
very effective .. U:S·e ·o,f the inner 1.ayers of the pc :b.oard for 
s.i.gnal runs.:., Mb:r .. e: ri.+n-s:· c-a:n 
.. 
be placed on 1-=ayer 
therefore r·e.duc.i.:n-g t-he· total n:wnbe.r -of· layers re·quir·ed. :The 
reduced :nurnb·e-r· _of· layers· a·na tr1erefore boar.d t.hick·nes·s 
reduces :d.rill. '.b'r.eaka-.ge .[4 J .=. The pc ,board size and cost 
.As o_f: 
. ..·.-· 
o_c,mpor.ie.:rits ot1 ;t·he pc ··board inc_t¢c~J;:e., :h·e,~:at .diss.j.p~ 4:iqt1 
/ becomes a la.rge problem. Al though, there are rnc1.ny problems 
vrit:h t:he LCCC ·with regards to h.e_.at dissipation, it does h-ave 
the. a·dva:nt.age o.f .·having less t·hermal inertia than plc3._stic-
This allows the heat generated by the chip to 
' 
b:e dis:si_pate.d -through the ceramic package fas:te·r than w0uld 
be the case wit·:h · a plastic package. As chip and packaging 
densities cor1:-ti·nue to increase, heat dissipation promises 
1 
•7 
.,: 
.. 
r-
be -o·f the continued • major obstacles'. ·to one 
. : . . . . 
.. 
miniaturization in the electronics field. Some heat 
. 
dissipation problems will be discussed later in this paper. 
The Lccc: is ideal for automated assembly. The 
faC·:t: that it sit-s on the surface :of. the ·pc board rather than 
h-aving lead-s t:]1at must .be i.ns.erted into small holes greatl_y:· 
The fact that 
the Lcc_:c i:s lead_le·s.s .makes .it _preferable even to leaded-
;_s·-ur:f ace moun_t.ed. components for automated assembly. ·Th·e, 
1.¢ad·s o.n leaded device--s can easily become damaged · du:·:ri-n·9 
sh.ippi_ng and hat1dlit1g. 
~- . 
- .. 
Damaged leads are a major caus·.e -of· 
. Xow yie.lds i.n the a.ssembl'Y process. The LCCC is f.reqµ·e-n.tly 
sh,j.pped in a ·plastic pre-.for_med_ tub._. This tub is c·overed 
w_i:th tape ·-a·nd i_s part of a- ·co_n-t-.ii1t1ous r:e.Ell system. The pick 
:a·n·d :_p:'la.ce .mac:.hir1es cqmn,only used .far p-lacentent of surf_a·c:e· 
mo.unt com.:po·ne-nt.-·s· --ate: designed to handl.e. these -tape- ree:_1 
. 
. 
-ass:embl·i.es.. W-he·n the reel is inse··rteci: i.nto the machine, ·t-h·e--
ta:pe is ptrl:led ba_c::k·,. exposing t-•he :p.r·operly orie.n,t:a:ted:, ::f-lat 
s,·urf·ac_e o:f: t.-11_-~ L_c:cc to -t-he -v~:cuum :head of t·he· machine, ·T-h.e 
flat top_ o·t t_ri_e· tc.cc makes an ideal surf-ace for the v·acuum 
head to u-se to p-ick up· the device. Since the LCCC has no 
leads, co-·p.l.anar i ty problems are greatly reduced. All of 
these- aspeot;s make the LCCC ideal for handling and auto-
•f>." 
,. 
(,, 
) 
- •. r,•.· 
:, 
. ,. 
' .;· 
' . ', 
' ' ) I 
1The LCCC is ceramic which al-lows it to meet 
r J· .. .11 
the environmental demands placed on it by military 
specifications. Military applications require a component 
• 
to be able to withstand extremes of temperature and 
:-moistt1re. The hermetically sealed ceramic package is the 
clear choice in meeting these demands. 
.,.:». 
:Tb.ere. -at:\E:! :S:-r~ve.,·r-~l dj~~a_q.v·:a11tage.s a--s·scC>c.i.a:t:e,d, w .. it:h: 
tl1e: c:cc.c .• :O-ne_ c,:h-a.tac:te.~,i,1.sti·c meht.i,on:ed :c;tbove as :~n. ·ad·va,ntage: 
·of a. . ..Jt.1 :su.r.f· .. ace :m:.o.unt: ci:evi.c·e.s :c..an-. ,ca.1.ls:e some design. p::r9b..lems. 
As: pr:ev.iouiy d.:i.scus:s·eci, mount 
.. c.ircu ..it. ThJ~·s .c:_an. resul·t: i.n :race c.o.nd·ition.s or ''ringi.I;i:g. ,.:. 
Bo-th O:f· the-se: c .. ondition·s a·r:e .. ca1i-sed:, by· a .. J..ac.k. ·o_f capaci tahce 
D.i-git·a:·1 sig.na-:1S': t.hat. :were rounded off 
't.1:.ng·ing effect m·enf:i.oned abov,e ts-]. W:hon c.onvert_ing .• . ,an 
-a1:i::-·ec1dy existing ·circuit to surfac.e moun·t· .e:omp.on:e.:nt·s t:-f1ese: 
must -be considered • in new d·es,ign.: 
·A lll:a_j or concern with LCCC applications is the 
~ismatch between the coefficient of thermal expansion of the 
LCCC and the printed circuit board it is mounted on (3]. 
·':I'ypi-q:al · values for the coefficient of thermal expansion of 
'tCC.C's and common printed circuit board materials are ,. shown 
9. 
·':: ,_t ~ 
.. 
) ..... 
, .
·, 
·., 
• • -'!': • 
.. . in figure (3). t-Iany surface mounted components. have 
compliant leads that allow the package to absorb the 
stresses developed due to this mismatch, The LCCC has no 
leads to act as shock absorbers and typically fails thermal 
cycling tests with cracked solder joints being the failure 
.,mode f .6 J •. Typically, microcracks wi.11 appear at the solder 
\ joints within 1.00 to 200 thermal cycjs from -55 to 12'5 c 
(7J. Gl·a.ss ep:oxy pc boards normally expand at a. faster rate 
than the. LCCC ~ Over many cycles the stress developed· by· 
t·h.·i.s exp-ansi.on c:.r-ack:s :the sol_d·er joint-s causing failure: o.f· 
., . 
. 
t·he -s_y:'s t.em o 
s.·ome. ma·terials. being us.·ed are 
gqpp:er-if)var-:c;opper cla:d pc: ·bt1,rr.ds -and _polymide ke\rl.a;r. 
A~Lthough t·he:s·e -materials come .mucfh. -closer to matching the 
co.:s.ting :m:ore, weighing more, -~_pg pei,ng· t~arder to work with 
t::han: the common glass e_poxy :b.oa:r.-d: [ 1]. .some· of these new p,c. 
'.b·oard ma-te:ri:al.s will. now ·be, d-i.s.cussed . 
. . 
'rh:e:r·e are three ba:S:i¢ _-1n_e·t-hods for solvi.n.g the 
.c-:o,_eff:i·ci·e-nt ,of: expansion problem ·t11at have gaiJled: general 
::acceptanc.e • The first method use.s: a· c-la4. itiet,a.l core having 
. a high Young's modulus value so a$ t6 d6~ihate the TCE of 
the entire board. A copper-invar-copper core is often used 
-~--
10·· 
.. 
_,,,: 
.. 
:fo·t this purpose ( 4 l ~ The second method uses a fiber 
teinforcement material with a negative coefficient of 
thermal expansion to lower the overall TCE of the pc l:)_c,·arcf .• 
An· examle of mat·e.rial.s U$E!d t.o ~ccompli-s_h this are .k.·e.v:l.ar, 
quartz, and gr·aphite •. 
. . . . 
The f ·.·.·· ...... ·· .. 1· in .. a .. method us-es a 
:material with .a. l:ow Yo:ung:•·s: .mc:>dl.t.ltJ.··s· on- :t:he surf ace in order 
', 
reduce the st.-res·s t·ransrni t:ted to 
. . . . ' . - ' .. . . . . . . ' . . . . . . .. . . . . ,. . t:he solder _joints. 
Fre_q:uently used ·mate.r·i.a.ls fo:r· th:i-.S.· pur.po:se are For.ti·n-
poiyc_·a·st- :f:i·im: on epoxy-.g·l.as··s·,. -oa:k F4:.425 .f-il·m on epoxy-g.l·as-s 
The clad 
metail au:bs t.r·ate: i is. 
.. 
.m:ade wit:h_ .a core of high 
' 
·c·ond:uctivit.y c.:a:ppe·r ·.o·:n both s.ide>s o-f. ,low· t·he .. rrn·al • expansio-n 
. inva.r: •. is:: ma.de. up ·o:f .3:6:% nick·el. and 64% 1r:on. 
, 
to: match th·e :L.QC.C being used .. 
'tttis relatio.nsh.i.p is ·sh.own graphic.ally· i'n ,figu:r:e 
O·.··· •.·. ne 
e.ither :side of this metal :core so a·s ·t·o avoid bimetallic 
:b~hding effects [ 4]. In general, 1~'t>pper-invar-copper pc 
.po.ards are stiff and help withstand flexing, warpage and, 
·tw·.ist.ing. The use of copper; a :material with a.high value 
of thermal conduction, helps to dissipate the large 
quantitie_s of heat typically generated on a dense pc board. 
11 
'f ... 
~-
• 
o_ 
•. 
.. 
Heat dissipation will be discussed later. Some problems 
that exist with metal core substrates are cost, weight and 
ease of manufacture. At .303 lb/inA3, copper-invar-copper 
is heavier than glass-epoxy. Copper-invar-copper is also' 
:mo:·r-e expensive and harder to work with than glass epoxy . 
. Th:es.e factors are especially critical in applications where 
·on,ly small numbers of LCCC' s are required. In this 
si;t::ua::tio·-h, The whole. pc board must be made of th.e expensive· 
:ma:t.e:ri.al when only a s:mall portion of ·tl1.:e· .b·oard needs i'ts 
s:pecial eXpan.sio·.n character·i.s·tics .. {)$·.i_ng ma~et'ials with 
·negative c.o.e:!fJ.c.i:e:n·ts of e·xpa·nsion s"1.1;_¢·h, c:ts kevlar, gene:r·cill·y· 
leads to; t·he :sc:Une: a:dvan:t.ages .artq. ·di .. s.sadV.aht~ge·s as obtaj.-ned 
.:f.:rorrt U-sin:g ·copper-invar--co.pper. T·h:e one _major exception :±s 
f·iner:~ do: not supply t·he s·am_e. ·neat :conduct:i.vi,t,y· t/ha_t the . 
.-me·tal. c-ctre substrate ·c;an. -I-n f.act, the·.se materials are 
thermal insulators. The the·o.ry of: using a surf ace made 
:Of a material. .v,fit·h a ·row Young·:.- s modulus comes f-r.om the 
fac·t that stress _i._s: pr·o.portion·a·l to -modulus. a.nd .st.re-ss. 
. ..... . 
is: 
•· · ..- . 
w=hat causes the crack$ i.n. the- .solde·t· j:oint.:s [·9:J. :r··f you Ga·n. 
reduce the stress, you can incre-a-se ·the. life of the solae·r. 
joint. A corrtposite pc bo·ard with a TCE of 9 PPM/C but 
that ha.$. a high Young's rnodu.1.:us may actually transmit mote 
stress to the solder joint than a substrate with a TCE of 12 
PPM/C that has a surface made of a low Young's modulus 
l'-2: 
•· 
•• 
,. 
> 
• 
material [9]. All three -o_f these methods have the· ability 
to solve the coeff ici-e:nt of expansion problem. All three 
methods are heavier,, harder to work with, and more costly 
than the commo.n- ;gl-ass-epoxy pc board. The metal core. 
substrate do·es have .the one advantage of beirtg capable .o:f· 
dissipating large heat loads. if required. 
A sometimes .. ov>e:·rlooked therm:al coeff icie·n·t= . of·. 
·is :·frequen·tly turned o:n and off. T-his is known -~s: :power 
.C:YC.ling and. is differe-n:t than t:h:e· e:nvironrnental cy.·1 .. ing that 
·.,. 
-i··s . .. c·omrnon:lY used in te_-'s:-t.ing .. , During 
. 
. 
en·vironmenta:l oyc_ling t·he arnbi.e:rit tempera·tu1::e is cyc,led ·fr·om 
hig·h to low. T·h_is m.ean:s that: b9tl1.. ·t.he ,tccc: -and tl1e: pc _board' 
ar.e at the sam·e t,ernpe:rature. 
itself is turned :on~and off many times. 
w. .. a-,rrn u-p , -· t h·e L_c:c·c ·heats up much faster tt1an the· pc board . . .. ' . 
doesi. Temp:e.-rat.ure. di.£:fere·nces of 50 c could eas.illy be seen 
a:t the: sol.de·r jioints·. as .a cotnpu:ter is powered on and off 
i . 
. • e---,-._·•-'-..... ·.-... 
( 10.::1 •. 'T:h.i.s means ·trra-t the :LCCC expands f a.st,er· than the pc 
po a.ta.: eve-n. if: t·h,e TCE of ·t:h:e :board :is ma.t:qI1ed t.o th·e. T'CE: or: 
nur·ing· c·oo.l ·down: after the unit -has; ·bee·n turned 
' 
'd_f (·, t,he: LCCC: c·oo_l's off fas.ter than the ·re·st of the pc 
.. 
b·o··a.rq., I:f·: t·he:· ··Tc)E. of the bo·a:rd has been ma.tched to the TCE 
cj:f ·tJ1e .LC.C,C; tpe solder joints will be str~ssed again. This 
...... t· ... ·t·· •. si .. u.a _ .. J.OP c·an lead to early sold.er jo·irtt f·ai.lure even whe,ri. 
' 
1-
I 
care has bee11 taken to match the TCE of the board to that of 
the LCCC. This problem.can be solved by using a pc board 
that has a slightly higher TCE than that of the LCCC being 
used. Thi.s situation lets the pc board expand and contract 
at the same rate as the LCCC during power cycling· even 
though the pc board is at a lower temperature [ 8, l.l ,:12·1. 
This discuss-i:on. shows tha.t c:onsideration must be 
• gi.v·e.n . to 
• 
the: -f.'ina:1 application of ;a -·unit befo.re t=he proper pc board 
.,. 
o:an be choosen for it. .Pow¢r -c-ycle·s: of 1000 per year are 
q:ommon. If the -~Pfllication t,h:at you are· designing for falls 
into t:his= c·a·t-egor·Y, powe,_r cyq:li_:ng· f-ac-to:r;$.: .. 1l1:1.1st be considered: 
. h" • c·_-.·ocs1ng;" 
:td t.he lack :of a· lead frame. A 
. . .~ typ1c·a .. 1. lead 
fr=ame is -~hown in- figure ( ·2:6) •. ·Leaded devi·ces use the 
Without .a le-ad. fram.e 
• 
. ot:h.er .me:ans ·to :dissipat~- t:h_e:. heat ge.nera.ted._ .. ·The heait 
tii,ssipatio:n· pro.blem is .fu=rth·e:r complicated'. by several other 
~ 
Today's VLs·r· ct1ips generate more power than older 
;;:ty.le chips . The·se c1Jips are being placed in smaller 
. packages with less surf ace area and material available to 
dissipate .the _heat being generated. Finally, since the 
packages are smaller, more of these heat generating chips 
14 
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c.an be placed in a smaller area. This greatly increases the 
.,,,.. 
heat load on the pc board itself. Package and pc board 
configurations that are being investigated as possible 
solutions to the heat dissapation problem will be discussed~ 
There are basically· t·wo ways of .dissipating the 
he:a.t 9:e:n-erated by the chi_p. 'l'l1e· first way is to conduct the 
hea:t- t·'h'r,ough the ·c·hi·p c.·a-rr-i.e:r and into the pc board. The pc 
board the.n .. C'a·r.rie.s t:he .h·eat away throu:gh :it:s .end connectors.,.-\ 
·,this rnethod is t.he: mast. c·ommonly us·.ed., ·out h·a-$ 
t;.e,: :b.e d:is:c·u:ssed. la:ter that might I·imit: its- use 
Th.e s:e,c-bn:d m·.ethod is to. c·arry the ·h.e:·at· 
·c---hi .. : 
.... p a.·:·nd :.dissipate .t1_p out int.a ,·. -.· 
'. 
-~ 
.. 
:$U:t; r·oundi-ng r:r·his meth.od m·ay· bee.a.me the. 111:<:YS.t 
h•eat 
. . ·. .· . - . 
d . . . . . . . 1:-s-,s 1pa,t1.a.:n .. 
f .· ·· ·t .. ·.:h_·_e • rom 
in future .. . . , -. ,; . :. In ·o-r:d·e .. r •. ·- . . . ~ . 
·t·h·e ¢:h·i.p throu.gh the die a:ttach and out. .t:hr·ough the·. 
T-he .die: attach (of·.ten made of a 
gold eut:~·c·ti·c rtra.terial) is use·d t.a .. -mechanically connect :t:ne.· 
c.h·i.p :t·o. the lead frame.:. b:' c is·, the t-erm used to re .. ·:present .]: .• 
\. ·the- ·t:-hermal impedence of the chip t:o· lead frame inte:rf·.a·o,e 
.and the external package casing. 9j·c is dependent upon t--h¢: 
q:u·a·.11:ty and type of die to package :attach medium, t:h_e: die· 
• r 
·; ·a 
:1 __ ;5: 
-·~~: 
. \ 
. •I -. 
- ·\ 
.. 
-
size, package substrate thickness and :the package material 
composition. 
eutectic. 
The die attach material is a gold/silicon 
. 
The ceramic package is usually made of alumina 
(Al203) [13]. The purity of the alumina has a great effect 
on the thermal conductivity of the package as can be seen in 
figure ( 5) • Any ·material that can reduce Ojc will 
' 
increase the flow· o,£ :.neat through the chip carrier and away 
:f r:om the chip •. In extreme case~ -of power dissipation, 
be.ryllitL'TI has bee.n substituted for alumina to reduce the 
thermal resistan·c·e of the package [ 14]. Once the heat 
r·eaches th.e .Qut·-s·ide of the package, the most common way of 
continuing ttie ·d·i.ssipation process is to transmit the heat 
:down throu.cih ·t:he J>C ·board and out of the system. 67% of the 
h'e,a .. t· ·tr.ans:fered tram t-he L·.ccc to the boarcl i.s J:>:y· conduction: 
·thto4gh the solder pads. The rest of the heat is transfered 
b ..... .. y 
. ' 
conduction through the air gap between the LCCC and the 
_pc board. A small change in the size of this air gap can 
:hav~ a large ~ffect upon the overall thermal resistance 
.between the. LCCC and.. the board. Experiments have shown that 
a· ~001 inch decre.as~ iP the size of ~he air gap 
• increases 
he .. at flow 9% ( 15 J. Another method of transfering the heJt 
f.·r,om the package to the pc board is to place solder pads on 
the LCCC directly under the chip. These solder pads are 
usually arranged in a checkerboard pattern and match up with 
a solder plated copper grid on the substrate. 
. 16 
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is generally used with metal core substrates. The so·lder 
gr~id. on the surface of the substrate is connected to the 
metal core by plated vias that lead down from the grid 
directly to the metal core. The heat is then dissipated 
through the metal core and out of the system. In 
applications requiring the ability to dissipate large heat 
loads, the metal core substrate may be more economical than 
the common epoxy-glass board. If an epoxy~glass. _board was 
used in a high heat load application, additional heat sinks 
and possibly even forced air cooling would be required. 
These factors coe>.ti.ld : . . . . ' . . . increase the weight and cost bf the 
final as.-s·e.ml>ly enough to make the metal core pc· ·t,oa.r·d. 
t It· e. c:omp.e·. 1-. · ·1ve i.n all respects .. Ther.mal resistance may :b:e a-s 
h-i.:g':h as 31 :C/watt f·o.r pc board laminates :with. li-t-tle :o;r· 
.. 
no. 
-.·:· ·: .. · 
internal copper. By adding the array .o.f so.·lde·r pad:s and 
plated through holes the resestance can be :r.-educed to· :as low 
as .07 C/watt [14, 16]. Just placing solder pads directly 
under the chip can reduce the LCCC to - . pc board therma:l. 
r·esistan.ce .from 12. 3 C/watt to 2:. 09 :c/watt .· 
. . . ' . 
An example of 
.. 
an ·tccc w:i'th. solde pads under the chip • is shown I in 
To demonstrate the effects of the solder 
a.tray, a 68 pin LCCC was placed in an assembly dissipati.ng 
32.4 watts. When only 25% of the-t through vias were 
connected the LCCC ran 6.7% cooler. When the power 
dissapation was increased to 48.6 watts, the LCCC ran 8.9 C 
.. •: .. : . .... . 
I' I 
.. 
'·· 
• 
{. 
cooler than it did with none .of the vias attached [17]. It 
is hypothesized that when high power components are directiy 
sinked to the metal core in this manner, the power cycling 
problems discussed earlier can be neglected (18]. Another 
method used to dissipate heat through the pc board when a 
metal • not being used • to place ground core 1S 1S a co.pp·er 
-
:plane -as. near as pos·si.bl-e to. the com_pone:nt. s,urf.ace of the 
board. The copper gtqund p:lane actuall.y red:u-c.e·s the z-axis 
therma.l :resistance o=.t· the pc board by 8'3.% [_ 19:] 
proble.tn method 
. · .. 
of dissipa.ting 
·The main 
.downw.ard 
t:hrough.. t.he. pc boa:rd: is that the thermal v·i:a·s us.e:d com-pe.te 
witl-1 :s:.i_g_n'a:l channe·1.s· for real estate [ 16 J •. 
up de·f:e-ating one of th·e major reasons f:o·r us·i·ng- s:ur:.f:.ac.e 
mo:un·t ·c·omponents; the eli.mination of the pla·ted. th.ro,ugh 
:ho·:1:e:s :r.e.qui-re·d for dips which- allows for the grea:.t r·educti:o.-n 
·in. :t·he numb.er .of layers required in a pc boa.:r.d •. AS :deJi·s:it'ie .. s 
:·i.P:q-rea·se :and power dissipation loads o-n pc- ·bo-:a:C.d$ incre=as.e 
wj..:t-h i·t, the co·nc·ept of cool.ing up 1·nto th~ a.f[lbient air may 
J;s~ .. come the don1inant method of heat dissipation u,s_ed. 
may be the- .qn,ly way that continued improvements in densit.y· 
can .c-o:n--t.it1ue .in the future. 
. · .. -. - ... - .. : 
The , :mai.n rnetr1od of a·i-ssipating tt"e heat generated 
by· surface mount components up into the ambient air is the 
heat sink. The heat sink is usually a finned metal mass, 
placed on the top of the heat generating device. Several 
18 
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concepts must be considc:'7ed when designing a heat sink 
device. The first item to consider is that the medium used 
to attach the heat sink to the top of the device must be 
thermally conductive. This medium represents the • maJor 
thermal impedence component between the heat generating 
device and the heat sink. Every effort must be made to keep 
this thermal impedence as small as. possible. The next 
design problem to be solved is another thermal coeficient of 
expansion :mi-sma·t.ch,. ,p.roblem. 
usua1iy have- d.f·f:·fe·re.nt co,efficients of thermal • expansion . 
.. 
Th.;i.s -.ca·us·es: di.f.f·er~:nt: :ir.ate$· o_f e:,cpan-s.ion and can lead to th·e 
heat ,si:nk· £:al.J .. :ing ·otf i_f th_e corr.ec·t attach medium is no·t 
choosen. 
' .. ~ .. ' . 
:c:t:t.tach the. he,at sink to the .t.ccc:. This lJl.aterial is cab.ie .. o:f 
c:o.nd:uc-ting· the heat generated by· ·t:he. ¢hip to th·e -he:_a1: s·:1t1k~ 
I_:·t: is· a.l:so- :d:uctile enough to abso·r'b the stresse;;: caus·ed :0 .. · .. ·y·· . 
·the the:rrrtal mismatch problem -wit-hout decreasin_g ·the: ·lif.~: ·o.f 
·the assembly. When many he.at g·ene:rating devices are .clo$·e.ly 
. 
spaced on. t.h:e same board.· pc . , forced air cooling may be,, .. 
... 
. r:equired t=·o generate the nece.ssary air flow over the hea,t 
s,inks. t.o a.chieve proper cooling. When designing a system 
like this, it is necessary to consider thermal wake 
concepts. As the cooling air flows~over the first device it 
warms up. This reduces the temperature differential for the 
component downstream causing reduced rates ,, 
19 
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transfer. This warm up continues all the way down, a line of 
components on the pc board (20]. In order to compensate 
for this, the heat sinks down s·tream must be enlarged or the 
flow of cooling • air must be increased. Careful 
bonsideration of this factor must be given during the design 
stage if over heating of the downstream devices is to be 
avoided. 
Three more dis·~dvantage.s: .ass.ocf.,at:ed with the· Lc·c:c. 
,are pc board cleaning, ·solder joint ins,pection, and over-all. 
cost. The LCCC sits ·nearly flush on. the pc bc>ard. This 
·m:ake·s the cleaning of the board aftet· soldering :very 
.d=iff icult.. If proper cl.e=aning is not obtained the r·emaini.ng 
contaminantes are. f·re·e t-c, a·ttack the. ·solder joit1ts and cause· 
f.·ailures. Due t.:o the fact that the c:on·ta,ct pad$ ·a.re under 
component, visual solder joint • l.S very 
difficult (21]. Expensive inspection techniques mtl~t be used 
and exce1·1ent contra:! of the sol.der paste/reflo~i op·er.:at:i·.on 
.must be maintained.. When compared with sim·ila:r P'lasti:c 
components, the· LCCC is more expensive. Th:i.s fac:t.: ... ·.,· 
eliminates its use in applicati 1.Jns not havi·ng ·St-z-i·n_gen:t 
enironmen·tal demands. 
Finally, a brief summary of the characteristics of 
the LCCC • 1S in order. The LCCC is primarilly used 
• in 
military applications. The hermetically sealed package is 
the primary reason for this. The LC·CC allows for high 
' 
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'd~ns:ity and ·reduced pc board size and weight. The fact that 
t:h_e. LCCC is leadless makes it easy to handle and allows it 
to ·take up less room on a pc board than a leaded device. 
~he shape of the component helps to reduce electrical. 
P,:ar·asi tics that can hamper the performance of the 
. . . ,, 
c .. 1.rcu1t. 
The main problem with the LCCC is the mismatch of thermal 
coefficient of expansion between the component .and, ,tf1e pc 
. 
:boards typically used today. The so_lution to t·his _probl.:ef(l 
i:s· t·o use substrates that matc_'h the t:he.rma:1. co.eff.i-cient of· 
. . 
, 
expansion of the component. This ·usually r·esu..1:t.-s -in pc 
boards that a·re thicker, heavier and more cos·t·1y· than t:·ha·t. 
desired .. Qn;e: ·side benefit g·ai.ned from the:se :boards is t:-ha-t:: 
the_y· ·us:ual.ly a.i.d in the pt:oce.ss of r1eat :d.i.ssip~:tti:on •. 
is importa·nt ip a.p.pli:cat-.ion$ using the LCC.c. siri:c.e- the; L:C·c.:c, 
genera.11·y p:oo.r .hea.t. (i',issipation qtta.tit·ies-. Lc:c·c 
·a-ssemblies are usu:·a11y· hard to clean aft.er .the. -ref·low ·solder 
=p·rocess. They ~re usually harder to c·.1ea·n and :ma;r:e: costly 
than equivelen--t assemblies made with _l:e·aded components. 
The main charao·ter,istics ()f the LC<Z"'C · cta,n :be summarized as 
:.f o.llows: 
'\ 
ADVANTAGES 
Used in military applications 
., Hermetically sealed package 
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High density 
Low pc board weight 
Easy to Handle 
Reduced electrical parasitics . 
DISADVANTAGES 
·Thermal expansion problems:· 
Hard to .clean after so.ider'i:,n·g 
High cost 
i.n .. military applicati,on.$ •. 
, .. 
.. 
. . r •. 
2 . .,. ;i.:' 
. .... ~ .. 
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THE PLASTIC LEADED CHIP CARRIER 
-- --·--
The plastic leaded chip carrier or "PLCC" was 
developed for applications not requiring the stringent 
environmental standards of the military application. The 
package is usually square in shape with "j" shapped leads on 
all four sides. These leads are placed on 50 mil centers. 
The leads come out of the ·side of the package and bend 
under it to form a sh~pe:· Siimilar to the letter "j". 
mar1y micJ:opr.ocess·or.s and VLSI circuits with high ,pi·n counts 
use the PL·cc package. Two examples of the PLCC package are: 
shown in figures ( 7· ·& 7 A) • 
ADVANTAGES: 
,I·n addi-t.i,.on. to the advantages ·g· ·a· .-.1'"·. n :::":Id.· ·... . . . :. . ...... :·. : 
,~w.itchin·g from through ho:l.~. components to surfar-~e mount 
components, the PLCC offers several other advantages,. Th·e· 
main advantage of the PLCC over the LCCC is its .compliant 
leads. The leads on the device actually act as a shock 
absorber for the stresses that· are built up by the pc boa.rd 
and the component expanding at different rates. 
commonly mad~ from a copper lead frame .( 2 J ~ Tt1e le.ad f 1·a.1rie 
is the part of the package that forms the leads and 
makes electrical connections to the chip. 
• 1S This frame 
somewhat flexible and will bend to rel.ieve the stress on the 
solder joints. This characteristic eliminates the need for 
23 
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pc boards made from expensive materials a·nd allows the 
·common glass epoxy board to be used. Another advantage 
gainecl from using a higl1 copper content in the lead frame is 
the ability to_ transmit the chip generated heat away from 
the package faster than other lead frames such as alloy 42 
I {42% nickel - 58% iron) [2]. Although the thermal inertia 
·of the plastic package • 1S greater than I ceramic, when 
¢.om.pa,red to plastic dips having alloy 42 lead frame's:, the 
P.L·CC.:'s c:oppe·r 1·ead frame . is an advantage 
dis s·i.pait ion • 
.f.· _··· ·_,o.:r .,:heat 
:~. 
The PLCC-' ',h.as: se.-v:e,ra,l ·ot:-he:r advantages ove,r o_t:her 
·1eaded component·s .•. Q,.ne: of these is the fact that the' leads 
·a:re folded und·e·r t:he package and are somewhat protected 
d·uring shippin'.g a·nd handling. Su.-rf ace mount:i.ng of 
:components ~equires very good solder· joints. In c,rder to 
:achieve this goal lead co-planar.i ty· m'.ust be maintained and 
lead skew must be ·avoided. When the Ptc:c i:s:: s·hipped in a 
vacuum formed plastic "tub" tYPe contai.ner the' -'-'j" leads·: =o .. f 
the PLCC are well protected.against damage. Common slide; 
tubes are not acceptable because the components can compress 
against each other, damagir1g the leads. The PLCC also uses 
less pc board real estate than comparable dip or small 
outline integrated circuit packages due to the shape of both 
the package and its leads. A PLCC will occupy one third to 
one fifth less board area and weigh one eighth less than a 
24 
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-¢omparable dual i line package [3]. Finally, because it 
is plastic and not 
the LCCC. 
DISADVANTAGES: 
. . 
eramic, the PLCC is less expensive than 
The PLCC has several disa·dva-ntages. As mentioned 
·before, the shape of the·" j" lead p·laces tt1e solder joint 
under the package . This makes the inspection of solder 
. joints o·n densly pac-ke·d pc boards very difficult. As in the 
case of the LCCC-, expensive test and inspect .. i-cln :me.t·h:o·ds may 
be required. Tight control·s mu·s·t b:e :pla.ce·d .o.n. t.he: s.older 
.- ~- . . . 
:p··• ac·k·ag· ·e-
. . . . . , . , 
skew and l.a:··c_· -.~-- o··-:·f··. . . - . .~. . . . . ' cota!":Pl.ana.r i ty C~:"Il- ·Sti.-11 occur •. 
si ... tuatio~ l·e·nds: itself to weak solder -j:oint.s·: t·hat rnay. _not 
f··a-1·1 until the package is in the field. Ahother proble~ 
v.ti.th the package is overa_ll heat dissipation capabilit:ies:_ . 
. E.v¢n though the copper le-aci frame used on the PLCC is bet_.te·t· 
.for heat dissipation·than the alloy 42 used in dips, the 
¢Verall heat dissipation capacity is less than with the dip 
·package. This is because the PLCC has considerably less 
surface area that an equivalent dip package and cannot 
dissipate heat as rapidly [1]. The PLCC uses a thinner more 
narrow lead which makes the pipeline for heat transfer 
smaller ( 2] • This makes the selection of a highly 
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·conduct! ve leadf rame very important. One method currently 
being investigated to help • increase the PLCC's heat 
dissipation capabilities is the butterfly heat spreader. 
This device ig-/a copper mass attached to the back of the 
heat generating chip. The copper bar is shapped so that the 
ends of the spreader protrude through the top of the PLCC 
and are flush with it. The heat now has a direct path away 
·.from the chip .and out to the surr·ounding ambient. A commo:·n 
C/Watt. PLCC pa.c.ka·ge ·.has a. t·her.mal resistance of about: 75. ~ . -, 
This would limit :t.he ·p_LCC package to heat dissipating chips 
of roughly one.·watt if the package was not modified.. The 
addition of -a butterfly h_e.at spreader .re.duces the t.herm-al 
-re_·s·i_stance from 75 C/watt t.o 25 c·/·wat:·t. :rrh,i:s· :r.eduction in --· ...... -.. . . . •' •. 
-the::rmal resistance allows t:he heat ·1aad :o·n: tne· p_a·ck-a~r.e- :t.o ·be 
inc·re·as·e·d from one watt to three watts [ 22 J. Ano.t:h.ei- m:~t.hoci 
o:f: i:ncreasing the heat dissipation capabilit·ies of the .p:t,.c:C 
1·s -~se a tl1ermally c:o·nducti ve epoxy between the PLC.C a.nd 
the pc bo·a-rd [ 14 ] • The e:p.oxy ·will help transfer the heat 
away from the chip ~hd into the :PC bbard. Solder filled 
thermal via:s i.n the pc_ bqa.r,d: w.ill ·d.i.ssipate th·e h.ea:t through 
the board .• 
A problem un:iqu·e to the PLCC is encou11tered when 
'the bending of the lead frame into the proper lead frame 
• 1S 
considered. At first glance the PLCC may seem to have the 
advantage over the dual in line package in this· regard. .The: 
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dip package typically uses a le~d: frame • 01 inch thick while 
the PLCC uses a lead frame only .008 inches thick or smaller 
(2].· This initially leads to the conclusion that the 
thinner lead frame • • 1s easier to bend. This statement 
ignores the directional nature of bend formability in rolled 
n,aterials called "anisotropy." 
v'" • Rolling along one axis tenci:s 
to, align atomic or· crystallographic plains in each grain in 
·the same direction. This means that bends made ·w.i.th a.n c:t~:is: 
:of bend perpendicular 'to the direction of rolling ~re, easie·r 
to make than bend-s with an axis made parrelle·l t:o ·the . ; ... 
direction of rolli·ng [ 2]. \Since the PLCC has leads :O"tl all-
four sides, two tow.s of leads will be easier to .f.-orm than 
the at.her two. 
from this problem because in only has leads in ·two: 11arrellel 
rows. When choosing a lead frame material for a Pl~CC, care 
must be taken to study the anisotro:pic character.is:t:icls o.f: 
the material. 
Several other problems with the PLCC become 
apparent wheri the lead frame/plastic package interface 
I 
1S 
stu'died~ These problems are. inherent to all plastic leaded 
dev·ices but are more critic-a.1. in surface mount applications 
due to the reduced dimensions encountered. The two m.ain 
requirements of this interface are to hold the leads 
• in 
place and to form an effective barrier aga.inst penetration 
from outside substances. 6 If the interface remains. stable 
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enough to prevent moisture penetration then it can usually 
be assumed that it is also maintaining proper lead alingment 
at the interface itself. For this reason the conditions 
that can lead to a poor lead/plastic interface and therefore 
allow the package to be penetrated by and outside substance 
will be examine(i. 
The • main el~ment that 'th~ ihterface .must guard 
..... 
against is moisture penetration. 
is by itself basically harmless~ 
Moisture in its pure form, 
The problem arises when 
the moisture contains chloride: :ions and other co.nt-arninants. 
These contaminants can cause co··r-rosion and metal migration 
problem-s .• The f i·rst design probl.em is encou.ntered when 
\. 
choos·i-n:g :p·las·_t·i.G, mold conditions. T-h·e design enginee1- wants 
the:-. pla:stic: :to, ·s-ti·ck to the le.-ad ,f:rame but not to· the mold 
In a,rder to achieve :this .at1 a-dditive isi. added t.o 
:th~ mold resin· to prevent the P'las;ti.c· ·from sticking to th-e: 
tnQ-ld. If this is not done very ea.:.re.-f·u·11y, the plastic wi.ll 
no·t adhere to the lead frame eit·he,r . The next problem is 
. encountered when the plastic is cooling down af te·r inj ~ctiqn 
.molding has been completed. As the plastic coo:_1s .down it 
shrinks. This shrinking action cau~es stres$~$ to develope 
and possible gaps to open as shown in f<igute ,(8). Another 
condition that can degrade the seal between th·.e lead frame 
and the plastic package is the difference in the coefficient 
' . 
"' 
of thermal • expansion. This difference ·causes problems 
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·during tin :when 
. . . . . . 
the· lead frame is at a higher 
temperature than the plastic as well as during reflow 
soldering when the two materials are generally at the same 
temperature. The conditions can be analyzed the same as two 
~aterials of different coeficient- of thermal expansion that 
have .b.eep j·oined tog.ether at a high ~emperature and allowed 
.to c·ool. Diagrams of these conditions are shown in figures 
(9 & 10) (23]. As: snown i:n the f ir·.st dia:gram, if· ·t.h~ two. 
materials were free and unre.stra.ined, the two ma:t'e.r.f .. als. 
would take their natural positions whe-n. cooled with t·he :l·ow· 
expansion material bei-ng ::s·hort-er tha_n: t:he other. Onc-.e: the·.s.e 
.. 
two materials have been _joLned- ·together at a h.igh. 
temperature: and allowe:d· -to. c:ool., ·th·e: ·two membe·.r,s a.re: no 
longer free to take up :t·here nat·u.ra.l. p.os·i tions. 
expansion material is being fo·r·ced to contract more ·t~l1an it 
wants to while the low expansion material is being forced to 
stay in an unnaturally expanded position. 'This si tuati,.on 
causes s-t:r.ess at the leadframe/plastic inte·:rfac.e. (,23·]. The 
stress in a misrnatc·hed 
. :• . . : - . . . .. - . . ·- . 
~.ys:tem can be 
equation: 
= Stress @ 
El = ~odulus of elasticity of material 1. ( 
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-showp. by the 
,1 
E2 = Modulus of elasticity of material 2. 
ppm = The difference in length of the ·two materials if they 
were not connected. 
When the leads of a device· are placed in a mol·ten solder 
bath so they can be solder dipped, the lead frame heats up 
and expands much faster than the plastic. When this occurs 
maximum stress is realized because the largest potential 
displacement of material exists. This stress can cause 
gaps and loss of integrity of the interface. When: th·e PLCC 
is being ref low soldered a similair but more comp,licated 
situation occurs. Novolac, a, commo·n. p:lastic material used 
in t,he manuf actur·.e ·o:f· PLC Cs has a ·qq.e:ffic.i·ent ·of thermal 
-e.xpans:-.ion that. is not· constant over the ·tempera.ture r·a.n.ge. 
typically experienc·~d during PLC:C· ·,tssembly pro:ce··s,se·s.. At· 
temperatures between room temperature and 150 C, N.o\"ol.aQ ::h~S. 
~ ~1 
a coef icie-rit ·of thermal expansion :'of:· .25_0 x. 10· 
unit/unit/C:. At 150 c the Novolac -e:nter.:s: l.·nto a g.la.$$. 
transition region 
expansion of 800 
above which i.t has a coefic·ient of ·the.r.rnal ; _ .. · .. ·, ," -.·-.· .. 
c· 
-7 
X 10 Copper, a common 
.. A1ead frame material for PLCC·s has· a steady coef icient o·f 
-7 
thermal expansion of 160 x 10 unit/unit/C. Reflow 
solder temperatures are usually around 219 c. As can be 
e 
from figure (11), the temperature of the FLCC 
. . 
seen as 
1.s: 
raised to the soldering temperature the stress on the 
interface will rapidly • Once • this stress can increase .. again 
,3,::.-0 . 
. . . 
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lea·d ·t-o gaps in the interface and lead the way to early 
failure of the device due to corrosion and metal migration 
problems [ 2 3] • Some of the techniques being used to solve 
this problem are gold plating, rough edges, and anchoring. 
Gold plating is sometimes placed on the portion of ·the lead 
frame that will be surrounded by plastic. Gold is· a soft 
material that forms a better seal with the plastic~ This 
seal is more capable of withstanding the stresses :c:a.used by 
t-he, therrnal 1nismatch ~iscussed above as well a-s, ·s::t·resses 
.d.eve loped during lead bending. 
·technique is that it is an expensive m•~nufactu·ri.ng pr:oces,s. 
1:tl gold plate· the lead frame. 
to .. rnake .the end of the lead. :f:rame ja_gged as $,hown- it1 ·:fi.gur:e: 
Th-is .des··ig.n serves, sev·er·al. purpo$e$. 
forrn a. b.e:ttE!r. s,,~:cl.J .. _ by g:fv·ing the plast.ic mor,e: :surf:a.,:~ .b,onq.: 
area. I.t a_.lso. ne-.1·ps. isolate any gaps that · due f'orm. 
Final-ly· due- to :t.:he i.ndt:eased surf ace area, any moisture 
tryi-ng to penetrate .h~$ ~- longer -more difficult· path to 
follow. 
technique. 
placed in the lead, f.rarne s:o :that. when thf;~. p·lastic is 
injectj.on molded around it, s:ome of the plas:t~ic will flow 
into and around the hole in the lead frame-. This action-
effectively stakes the lead in place and· allows it to 
withstand more stress. 
~:1 . . .. , ...
. ,, . 
) 
II..- -
A final problem with the PLCC is one encountered 
with almost all surface mount components, cleaning after 
soldering. Many specs fo~ the dip package call for a 
minimum distance of .20 mils between the bottom of the 
package and the pc board.: A typical! standoff height for t·he 
PLCC is 5 to 10 mils. this makes the cleaning of fluxes and 
. 
residue much harder. It becomes very·: di.ff·.i.c:ult to o·btain 
::consistantly good c.~lea.ning results: at produ·ction q:uantities 
.i.·f the standoff: is o.nly .5 mi.ls .• ·: :If: proper cleaning is not 
achei ved contarninan·t:s· fr:om tihEl: f·lt1x used dur·J.p.g soldering 
can becon1e trapped cau ..·sing· ;corrosion problem,s a-nd migration.-
proble_m$. •. If damage h·as ·.occ-urred to the .le.ad frarrte/_pa.c·ka<;te. 
inter£ ace these contaminants c:an wo1·k th.ei_r wa:y i..nto tr1e 
device and cause failure to occur. ·much later in time. 
Careful attention must be given to the. cleaning pt:·o,c:es:s if a 
reliable product is~expected. 
The mai.n advantage- tha-t t·he P:LCC :has over the LCCC 
is its compliant leads. 
' . 
to actually absorb the stresses dev:e.loped by the difference: 
in the thermal coefficients of thermal I expans1011. Thi·s 
means that the PLCC can be used on standard glass/epoxy pc 
boards. The copper lead frame also allows the PLCC to 
dissipate more heat than the LCCCn The shape of the PLCC's 
"j" leads mean that the PLCC takes up less room than 
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components with other lead designs. The leads are also 
somewhat protected from being bent during shipping and 
handling. The PLCC is also less costly than the LCCC. The 
bad side of the PLCC includes the fact that the shape of the 
leads makes solder joint inspection more difficult. The 
leads can still be bent which could lead to low yields 
during the assembly process. Even though the PLCC has 
better heat dissipation characteristics than the LCCC, it 
still has les:s surf ace area than the dip package and 
therefore less .c.a.p-aci ty to dissip·ate he.at-. The PLCC can 
also deve.1ope co:r.rosion and elect.ro-migratio·n p·r·obl_ems ,si·-nce .. 
't ·1 ... f.s not a hermetically seal:e-d p_a·ckage. 
lea·d/package interface c·.:a-n ,ope.n up cra.cks that al.1-ow 
:moisture penetration. The characteris:tics: o·f the B>":lc::.c a:te:: 
sununarized by the: ·f_:ollowing list: 
• . ~ ,. 
'<:,.._ 
• 
~; •• > •• J-. 
ADVANTAGES 
.; .. ,, .. , . 
Better heat dissi:pa.t·ion than Lcc·c 
leads sligh·tly protect~d from damage 
Less costly th~n LCCC 
33: 
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DISADVANTAGES 
Difficult solder joint inspectio_n 
Not hermetically seal.e.d 
Leads can be bent 
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THE SMALL OUTLINE INTEGRATED CIRCUIT PACKAGE: 
The small outline integrated circuit package or 
'':SO-IC'-'· ,i:s one of the older surf ace mount packaging schemes 
r·1]. The SOIC package is very sim-ilar to the dip package 
in shape except that it is smaller. The leads on the SOIC 
are spaced on 50 mil cren:t_ers instead of the 100 mils used in-
-t:he dip [ 24] . ·T·h¢· le·ad f:rame is shaped the same as ·in t.he 
d.i.p· except that the?: low.er· po.r.tion of the leads ate :be:n'.t o:ut 
i:n- order t.o :f:ie flat on the pc boat cl. , surf ace iti.$:tea:·a: o.f· 
:going down through a- h:o:Ie· in it. Th.is:- lead configuration is 
k:nown as t·he gull wing and is shown in .f·igure ( 14) [ 3 J • 
. .. 
T.h·e, so·Ic arrangement ,is us_:ually ~-s·.e.d f:or r·c'-s ·requirin_g low. 
pin c_ounts--:. 
ADVANTAGES: 
.. 
The SOIC package a-chie·ve:.s the cgrnmon advantages 
.rec.e-iv.ed whetl t:·he switch is ,:m-ad.e· -to: surface mount 
·component·s. The sore package is g-:en,_er.al-ly one quar·ter th¢: 
:size and one te-nth the weight of an equivelent dip 
package [ 1, 3, -2~] •. ··The: light; weigb.t o-f the package allows-
the surface tension of molten solder to self align a de·.vi.c.e . ' ,j .. - ., . 
'\ 
' 
that was placed slightly out of alignment [ 1 J •. Th:is; allo,ws· . . . ·; -,· 
for slightly larger tolerances on the placement ~ccuracy of .--.~ _,,.,· 
:the placement equipement. When components are being placed 
.3-5· . 
. ( ·-
• 
, I . 
on both sides of a pc board the SOIC is the perfact choice 
for the backside component. The surface tension force has 
been found to be .08 grams/lead (26]. As the number of 
leads goes up, the safety factoi goes down due to the 
increased weight per lead. Since the sore package is used 
to package devices with low lead counts it is perfect for 
·t.his application .. The flat lead configuration allows for 
good wetting o.f the leads and therefore stronger solder 
joints. Since the solder joints on a surfade mount component 
,al.so make the -mechanical :connection betw~en. tpe. .component 
importan't .. ,An interesting ·w·ay -to ·inc·rease the .strenght of 
solder· _j:o.in·t.s: o:n ·the .SOI.C pack.a_ge (a'nd :also o·n the P·LCCJ is 
t·o. p_l_ace a ,hole in :the: l.e·ad o·f :t_he •d.evic-e ( 23] . A$ ·t·_h·e: 
sold:er is ·ref.lqw-e:d, so,ld:e··r ·wil'l flo\-1: ·u·p ·t:hrough the ho·i·e :iJi. 
the lead and s·u·r:rtfUfid i.t. 
·. . .. -_ . ',. . . ·-
This action. will act to anchor 
the lead i:n place and in·crease the str:en.g_th of the solder 
joint. 'rhis hol¢ w.i_;Ll h·ave the extr.a :e:f·fec:t: of: .acting as a 
( 
vent for gasse-s:~- Th:is :act:ton will he.1.p· e:lim·i·n:.at:e voids from 
· forming in t_h,_e· solde:t·. Although heat. ·diss·i'pati·on .concerns 
remain, the sore pa·c·kage gains the same advantage in heat 
dissipation from its copper lead frame that the PLCC does. 
The lenght, shape and material of the leads also giVe 
e·x.c·e:llent flexibility for the relieving of stress on the 
§:older joints caused by the expansion of the pc board. This 
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allows the s.orc to be used directly o.n .common glass-epoxy I>C 
boards without the thermal expansiqn problems experienced by 
d the LCCC. 
I . ~ 
Since the solder joinis are easi,lly seen, visual 
inspection methods can be usec\ to identify poor solder 
joints. Finally, another advantage of the SOIC package 
is its, similarity to the dip. Outside of the leads being 
more c1.osely spaced than on the dip, 'the· :o_nly difference in 
manufacturing .is that a f.i·nal lead bending ·operation must be· 
added to -obtain .th.e gull wing shape.. Bo .. th the suppliers and 
the use·r·s· ·o·f. el.ec·tro.nic components s:.hould like th:is aspect 
of the SOI:C p_acl~age_. The basi¢: knowledge of th~ package 
::styl.e: well time 
• l.S long for around has been a 
·understood. Thi.:s should help t.he sore package ga_it~· e:.as:ie·r 
passage through. ·t·h.e '''tesi·stance: to change" barri.er. 
DISADVANTAGES: 
The: 
.• .. : 
from several package 
One disadvantage is that the sore design 
;10:s·se-s many of its advantages as pin counts get higher. Due 
t:o it.s shape, the sore would eventually take up too much 
rea.l estate if pin counts get too· high. Timing problems 
cquld also develope. As discussed earlier for the dual 
I in 
line package, the lead frame lengths for pins at the end of 
the package would be an order of mag~itude longer·than the 
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lead lengths in the center of the package. Eventually even 
weight would become an issue. A package design such as the 
PLCC • 1S more efficient at high pin counts than the SOIC. 
Another problem with the SOIC is that although it is smaller 
than a corresponding dip, it takes up more room on the pc 
board than would other leaded surface mount components due 
to its gull ·w·ing design. The gull wing leads are also 
Co-planar·i.t.y :and. le.ad skew are big 
·p.rob.lems w.i:th ·tlle gQ..11 wing. conf.fgur·a·tio:n .• This makes 
shipp_in:g and handling ve.ry difficul·t. Strict compliance to 
a.11 ·s .. p:.ecs: must -be 1naintained. ·if: :high. :p:r.ooes·S: yields are to 
·_··.· •· .. f'_ .... ·_· .. sur···ac.e 
.... - ,• . 
d .. iscusse·d · 
. . ·. . . . . . ", 
On,e problem of the :S·O.:J:G package ( and ·ot.he'r 
·ov.e.rlooked is package integrity... · As·. 
t:ne· manuf actu·r·ing :steps follqw.ed for 
.. 
pre-vio·usly. 
( 
the so_·r:c 
·pac.ka.ge are bq;$:j.ca·11y the same ... _a:s t-ho:se tnat were used for 
the dual • in li_pe package. It seems that this has made 
~anufacturers tbQ complacent. A :1o·t :of :peopOle seem to be 
treating th~otc like a dip that 'Shrunk Witho\lt regard for 
,.. . 
the problems that the smaller dimensions could dause. The 
dip relied heavily on the distance between the chip and the 
• 
outside of the package to fight the problems of moisture 
penetration and subsequent corrosion and metal migration 
. 
·-. 
) . 
.. 
) 
~. . 
problems. The sore package now enC".=tpsulates the same size 
chip in a much smaller plastic package. The barrier between 
the outside world and the chip itself has been greatly 
reduced. This fact makes the package much more susceptible 
to moisture penetration and corrosion/migration caused 
·f:ai.ll.lres [ 27] • This problem, combined with the thermal 
.c:oe.ff:icient of expansion mi.smatch between the chi.p and t:.he 
cqppe·r lead frame discuss·ed earlier, deserve m_o.·r:e at.t:e.nt.ioti. 
in the near future. 
When surrun·C?-'.ri-z·ing: the s·orc several. 
·a.d:v·.artt·age.·S and severa_l ·dj.s:s.advantages a:re apparent. The: 
sore ts very similair :to the 4ip. r.rh:i.s .mea-ns it is easy· .to.: 
. . 
·n1anuf.:·actur·e: .in t.1.se· •. .Peop:le te:nd ·t.o f ee.l c:omf ·.o.r·tab.le_: :wi.th 
t:.hfng_s th·ey a_r-e familiar with. The sore is,much small··er and 
wei.ghs· le.s:.s t.h.an· the dip package. 
" 
devices no~ requi.ring a large· number of· pi-:ns o Memory 
devices ·t:ypically fit this description. 'I'h~ g.ull wing shape 
of the· leads prov-ides good solder joints an.d'. easy visual 
·i·ns.pe::c·t·i.on. The shape of the leads also howev~.r .·heaci.s.. the 
list of problems with the sore device. ~e gull wing leads 
··t·· .... k.·' ·. 
···a e· . . . ' . up more room on the pc board than other lead designs. 
T·h·e gull wing l·eads are also very susceptible t·o darr,age. 
Another major problem with the sore is that it looses many 
of its advantages as the number of leads • increases. 
Finally, the sore is also open to the same I . corrosion 
,, 
3:9 
problems as the PLCC. The main characteristics of the SOIC 
pa·ckage are summarized in the following list: 
• 
• 
• 
• 
• 
• 
• 
\) 
ADVANTAGES 
Similair to the dip 
Very small and light weight 
Good for packages with small number of 
leads 
Good solder Joints 
Easier inspection 
D.I SADVANTAGES 
Leads easilly damaged 
Not good for high lead counts 
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ALTERNATIVES: 
• As mentioned in the introduction, many companies 
• 
are exploring their own packaging-or processing procedures. 
Some of these areas are being explored because there are 
applications that require new solutions. Some are 
being explored as possible solutions toproblems that exist 
. 
with the components and processes_ that are being used today~ 
Most of these proposed new ideas have been neglected. 
Publicity has g~ne to the more proven technologies 
such as the LCCC, PLCC and sore packages. In spite of this, 
interesting ideas can be found • in these relatively 
unpublicized proposals. This paper will .examine tr1e open 
via chip carrier, the use of solder columns to- mount LCCCs 
.on glass-epoxy pc boards, the use of conductive epoxy as a 
replacement for solder and finally a component package 
proposed by the author. 
( 
The Open Via Chip Carrier: 
l As advances in VLSI technology continue, packages 
capable of holding chips requiring over 100 pins will be 
required. When this many pins are placed on a conventional 
LCCC or PLCC device several problems are encountered. The 
first problem is that in order to place that many terminal~ 
around the perimeter of the device a very large ·component 
is required. This defeats one of the major reasons fer using 
' 
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surface mount components in the first place, size and weight 
reduction. Several possible solutions to. this problem have 
been proposed. One solution is to move the leads from SO 
mil centers to 25 mil centers. This can be done but it. 
creates possible problems of its own. First due to the 
close spacing of the leads, solder bridging is more likely 
to occur. New pc boards would have to be developed to 
conform to the new 25 mil footprint of the device. The 
,touting of conductive paths through and atound the ·contact 
pads would be much more difficult due to the tight 
tolerances and the possiblilty of solder bridging. This 
could actually lead to the increas~ in the size of the p~ 
boa·rd or the number of layers required to build it. Wit.:h 
c.ur·r:e:nt technology, 25 m.il cente1~s does not seem to be tile. 
be·s·t solutiqn for pack·age.:-s with a large number of pins. 
Another proposed solut:i.on· to this pro:b·lem is to use the pin 
grid array package rather than the surface mount package. 
The pin grid array package is one in wich the leads protrude 
out frorn the bottom of the package in a "bed of nails" 
configuration. 
:through holes 
These leads are then inserted into plated 
• in the pc board. This solution. • is not 
practical for· surf ace mount assemblies because of the plated 
through holes required. The through holes take up space 
that otherwise could be used to route conductive lines. 
This ultimately leads to more layers in the pc board with a 
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corresponding increase in size, weight and cost. Another 
proposed solution is to place a second set of contact pads 
around the perimeter of the device except closer to the 
center (inside or behind) the already existing row of pads. 
An example of this type device is shown • in figure (15). 
This second row of contact pads would be spaced on 50 mil 
centers but would be offset from the outer row of pads. The 
main p_ro·blem with this system is the iespectiort of the 
s·ol(iEfr join ts. Since the join ts would be located wel'l under 
th·e package, visual means of inspection wou·ld not be 
:pr=actical. Other means of inspection suc·h as x-rays would 
:have to be used to inspect these solde; joints. This would 
make inspection costs rise dramatically. The opsn vi.a chip 
carrier or (OVCc.·l ,. offers a possible. so .. 1-ution· :to :all of. 
these problems. The open via chip carrier is very much lik.e 
the alternative device just discussed. 
·c-o-n-tact areas spaced on 50 mil centers. 
offset 25 mils from each other [28]. 
It .has two rows of 
These rows are 
The • inner row of 
contacts is actually a row of metallized hole terminals with 
pads on the top and bottom as shown in figure (16). These 
through holes are meant to allow for easy vi~ual inspection 
~ . 
of the inner row of conntacts. Initially the holes were the 
same diamet·er f ram the bottom to the top~ This ·1ed to 
several problems. Excess solder tended to "volcano" out the 
top of the hole and .cause potential solder bridging 
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problems. Voids could also form in ~he solder column 
without being detected by visual inspection of the top of 
the hole. This could lead to the acceptance of faulty 
solder joints. The holes were then -tapered out from 0.012-
0.016 inches at the bottom, to 0.014 - 0.019 at the top 
as· shown in figure (17). This creates a solder stop 
that allows the solder to spread out at the upper portion of 
~ the sold.er column preventing the solder from volcanoi'·ng out 
the top of the device. This solder stop action also .allows 
greater confidence in the use of visual inspection 
:p-rocedures. If enough solder is carried up to the shoulder 
area to comletely fill. it up, it can safely be assumed that 
:.t,he entire column is filled and that no solder voids have 
• • formed. The open via chip carrier holds promise_ as a 
possible solution to the packaging problems encountered when 
trying to package a device requiring more than 84 pins. !t 
., 
should prove easy to assmble and inspect while maintaining 
·t-he • size and weight advantages gained by using a surface 
mount device. The open via chip carrier is capable of using 
. . 
the thermal conduction pads located directly under the heat 
generating chip as discussed earlier as a means of· heat 
dissipation. The main problem with the open • via chip 
carrier is that it is usually a ceramic device. This means 
that it is subject to the same coefficient of thermal 
r .. - , 
expansion mismatch problems that plague the LCCC. 
' 
This 
) 
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problem can be solved using any of the possibilities 
..... 
discussed for the LCCC. 
Solder Column Mounting of LCCCs: 
As mentioned under the section discussing the 
LCCC, the alumina used in LCCCs has a much different 
coefficient of thermal expansion than the g:lass-tpoxy pc .. 
boards that the are commonly soldered to . This usually 
. " 
results in solder joint failure. This problem is usually 
solved by the use of different materi~l~ for the pc board. 
These materials are generally expensive and hard to work 
with. A novel method for allowing LCCCs to bei mounted onto 
pc boards made of glass-epoxy material has been developed 
[29]. Columns of solder with a high aspect ratio act to 
' 
join the LCCC to the glass-epoxy pc board. The solder 
columns provide a resilien~ interconnection that are able to 
absorb the stresses caused by the coefficient of thermal 
expansion mismatch. This ability increases the reliability 
~ 
and life of the a~~embly. The solder columns are formed by 
combining the solder with copper wire. The coloumns start 
out as a helix of copper wire that has solder in and around 
its;coils. An example of the helix is shown in figure (18). 
A holder frame made of high temperature polymer 
foam is used to hold the column in place. \ Once the 
connection has\ been made, the assembly.is immersed • in a 
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methylene chloride bath at 38 C for six to eight minutes. 
This bath disolves the ·foam - holder and leaves only 
solder columns that are .100 inches in height -and .022 
• 
inches in diameter. The resulting assembly is shown • in 
figure (19). Tests on small samples have shown that 
asseblies using this technique can pass thermal cycle, 
mechanical shodk and vibration tests (29]~ Clean.ing after 
soldering is easilly accomplished with this method because 
·the solder columns provide an adequate standoff height. The 
solder columns also provide for.easy visual inspection of 
the solder joints. This technique could be extremely useful 
in applications where only a few hermetic LCCCs are 
required. Normally and expensive pc board material would 
have to be used in this situation. The use of· the solde·;r 
columns allow the - LCCCs to be mounted directly onto ·th~: 
glass-epoxy pc board. This represents significant w~ight 
and cost savings. The main problems with this technique are 
that it is still experimental. Much larger sample sizes 
will have to be tested before you can really rely on the 
test results. This /technique requires· the manufacture . of 
the copper/solder column arrangement and the foam holder 
assembly. If these do not become available in production 
quantities their costs may be very high. The assembly of 
the solder column, holder, LCCC assembly is not easilly 
automated. This may limit the use of this technique to low 
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production quanity applications or to applications that only 
require a few LCCCs on each pc board. Another· possible 
problem that this a technique may into 
• 1S run 
visual/psycholgical one. Somehow the solder columns might 
• give the appearance of being fragile or cheap. 
Manufacturers might be reluctant.to believe the test results 
that show this technique provides a solid connection. Even 
if the manufacturer does believe in the technique, he may be 
unwilling to place this assembly into his product for fear 
that it might not appear like a quality product· tq his: 
customer. 
Conductive Epoxies 
As has been dis-cussed throughout this paper, t:he 
;. solder joint is a critical area in surface mount technology. 
Solder joints and their related problems have always 
represented a problem area even for through hole components. 
J, 
In surface mount technology, the solder joint has taken on 
new importance. For through hole technology the only task 
the solder joint had ·to perform was the maintenance of the 
electrical connection. In surface mount technology the 
solder joint is being asked to still maintain the electrical 
connection while at the same time also provide the only 
mechanical connection between the pc board and the surface. 
mount component. · The solder joint engineer is being asked 
to do this with less solder and with closer tolerances. The 
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pool of solder in the wave solder is no longer available. 
The solder joint must be formed from a small dab of screen 
on solder paste. The solder connections are much closer to 
each other and other conductive portions of the pc board _so 
accuracy is very important. Much attention has been given 
to solve the problems related to these new demands on the 
, 
solder joint. New reflow solder techniques have bee·r-1 
developed. 
studied. 
t~ ' 
Screen on solder pastes have been extensivfi!lY 
Ways ~of overcoming the problems of poor wetting 
and voids in the solder have. been investigated. Much 
s.older 
spent 
the 
attention has been given ·to t:he prevention of 
balls. 
trying 
Litterally •· 1····1·· ·m1-· -· ions of dollars have been 
to solve these new probl_ems imposed by 
introduction of surface mount technology. With -all thes-~ 
readilly apparent problems why even use solder as a 
connection medium at all. Methods have been developed to 
use conductive epoxies ~nstead of solder for surface mount 
components (30,31]. This would eliminate the use of solder 
and solve -its a~Sociated problems-all at the same time. 
Electrically conductive epoxies are much more resiliant than 
solder and have coefficients of thermal expansion values 
that are more compatable with glass-epoxy pc boards (15-20 
ppm/C). This property allows the epoxy to withstand the 
~tresses developed during· thermal cycling and board flex 
conditions. This could eliminate the need for rigid 
. " \ 
substrates or coefficient of thermal expansion matched pc 
boards. If further mechanical strength or heat dissipation 
capabilities are required, a dot of thermally conductive 
epoxy- can be placed under the chip on the component. Since 
solder is not used in this technique the need to pre-tin the 
leads on the component is eliminated. The pre-bake step 
.,., 
required to out gas the solder paste before reflow soldering 
takes place is also eliminated. The post soldering cleaning 
step can be removed f ram the assembly 1.ine also... The 
removal of these steps f ram the processing line allows for: 
quicker throughput due to shorter processing time and les~ 
handling of the assemblies. The cos:-:t of conductive epo·XY is 
roughly three times the cost of solde.r ( 3 cents/lead to 1 
cent/lead) [30]. These extra costs can be off set w·hen all j 
,. 
the· processes that can be eliminated are considered. 
Thousands of dollars for capital equipment can be saved 
just by eliminating the reflow solder machine. The faster 
throughput and shorter lead times will also save m9ney. 
Leaching, or t~i dissolving of metalization on the contacts 
of both leaded and leadless devices by the tin component of 
solder, is avoided when conductive epoxies are used. The 
procnssing steps involved in applying conducti~e epoxies are 
somewhat similair to those used for forming solder joints. 
Conductive epoxies can be screen printed onto the pc board· 
just as solder paste is. A dot of thermally conductive 
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epoxy is usually added below the chip area on the device for 
extra mechanical strength and heat dissipation capabilities. 
The ·component is then placed automatically into the epoxy. 
A short curing step is next in the process line. Once the 
epoxy has cured, the assembly process is complete. A 
' 
comparison of the manufacturing processes required for a 
solder reflow line and a line using conductive • epoxy 1.s 
shown in figure (20). 
The use of conductive epoxy as a. replacement for 
solder in surface mount technology is one of the generally 
unpublicized alternatives in the industry. Tests have shown 
conductive epoxies to behave electrically qn a par with 
solder. More environmental tests need to be performed 
before the final word on the stress test characteristics of 
conductive epoxies can be claimed. All .indications seem to 
indicate that epoxy can perform the tasks asked of it. The 
only potential drawback to this technology evident is the 
fact that the epoxy is silver filled. Silver has a very low 
res problems develope, the use of conductive 
epoxies in surface mount technology looks very bright. 
~. 
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RECESSED LEAD CHIP CARRIER:. 
This paper has discussed some of the surface mount 
components that have gained favor in the industry today. 
The advantages· and disadvantages of these components have 
been highligpted. 
\ 
problems unsolved. 
As noted, each design still leaves some 
The recessed lead chip carrier, to be 
discussed here, is a design proposed by this author to solve 
some of the problems associated with surface mount 
components. Like th~ components being used in the industry 
today it also leaves some problems unsolved. The following· 
paragraphs discuss the.design of the component and some of 
the problems it can and can not solve. 
The problems encountered with surface mount 
technology begin with the manufacturing and shipping of the 
component and continue through assembly and inspection at 
the card manufacturer and on into the end users envir·orunent. 
The recessed lead chip carrier takes an old idea and 
reverses it in order to try to solve some of these problems. 
I • 
The basic idea of the RLCC comes from the pin through hole 
design of the dip package. The pins through the holes 
• in 
the pc board served several purposes. The pins acted to 
make the electrical connection, the mechanical connection, 
and to align the dip on the pc board. When the d~p was 
abandone9-- in favor of surface mount components, the only 
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function that also made the switch was the function of 
maintaining 
,) 
the electrical connection. The RLCC was 
designed to reinstate the other two functions and ended up 
having the potential to solve a lot of other problems along 
the way. Instead of having the leads of the device • going 
through holes in the pc board, the RLCC has "leads" from the 
pc board go t·hrough "holes" in the component as shown in 
figure (21). There are no external leads on the 
RLCC. Each contact pad is recessed up into the component. 
The recessed area is coated with deposited copper using the 
same technology that is used to make the solder pads on an 
LCCC. Instead of the normal footprint located on the pc 
board a pc board "lead" is used. This lead is the same .as, 
the normal footprint except that it is raised up so as to 
protrude into the recessed area when a component is placed 
on it. The lead can be formed by either molding it into t.he 
pc board or by using preformed metal stud type leads. Both 
methods take advantage of-current technology being u~ed in 
the industty (27]. The molding concept uses a copper decal 
to creat the desired circuttry. This decal is placed in a 
mold designed to create the plastic pedestals that form the 
basis of the leads • 
. 
When the plastic is injected into the 
mold the copper conforms to the surface of the "lead" and is 
in peifect position to make contact with the recessed area 
of the RLCC. The second method uses preformed metal studs 
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to form the leads. These metal studs are actually stiched 
into the circuitry on the pc board. Copper lands are used 
as the contact material the same as for the normal footprint 
style solder pad. This basic design has the potential to 
combine the advantages of both pin thru hole and surfac~ 
mount technologies, while at the same time eliminating ma~y 
of the problems inherent with surface mount devices. The 
• RLCC can be made of either plastic or ceramic and will 
provide a sufficient standoff for easy cleaning. 
The main advantage of the RLCC is the structural 
integrity of the board-component assembly. Normally I 1n 
surface mount technology the solder joint has to serve the 
.. 
dual purpose of supplyinq both the electrical connection and 
the mechanical connection. By using the RLCC, · the solder 
joint is relieved of most of the mechanical loads placed on 
it. The "pin thru hole" design of the assembly will provide 
the main load bearing member of the assembly. This fact 
provides the mechanical strength of):he old dip assembly 
without 
. .-'$ 
sacrificing the· savings gained by eliminating .the 
through holes in the pc board. The elimination of these 
·holes is one of the major advantages of surface mount 
technology. It alows for fewer layers to be used in the pc 
' board with corresponding savings in size, weight and cost. 
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Another problem solved by the RLCC is bent • pins. 
Many surface mount components have soft external leads such 
as ·the PLCC and the SOIC. These leads are easilly bent 
during manufacturing, shipping, handling and assembly. Bent 
leads can mean faulty assemblies requiring costly rework or 
scrap. A great deal of time and money are spent trying to 
reduce the occurance of bent leads. These efforts include 
special packaging, extra inspections, and special hanling 
techniques. 
requirements. 
The RLCC eliminates the need for any of these 
Since the RLcc·is essentially a leadless 
device, large cost savings can be relized in cheaper 
packaging requirements, fewer inspections and less scrap and 
rework. Problems at the lead-component interface like those 
discussed 
Another 
planarity. 
earlier for the PLCC can also be reduce·d. 
related problem to bent leads is lead co-
If all the leads on a leaded device do not 
terminate in the same plane, faulty or non existing solder 
joints can result. Once again, a great deal of effort I 1S 
. . 
used to prevent lack of co-planarity in leaded components. 
Tight tolerances on manufacturing equipment must be 
maintained. The special shipping, handling and inspection 
techniques used to prevent bent leads must also be employed. 
The design of the RLCC allows much looser tolerances to be 
used, although some care must be used to make all of the pc 
board "leads" roughly the same height. Th'e fact that · the 
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solder will be reflowed in a confined area allows it to flow 
• 
to fill up the ·chamber. This ensures a good solder joint 
even· if all of the leads d~ not terminate in quite the same 
. 
plane. As stated for the case of bent leads, the need for 
special handling techniques are eliminated as well as the 
scrap and rework that can result from lack of co-planarity. 
Another advantage of the pin thru hole technology 
was the accurate placement of the component on the pc board 
when bent leads were not present. Normal surface mount 
components cannot claim this advantage. The accuracy of the 
component placement depends upon the person or equipment 
used to place the device. Out of tolerance equipment, 
inaccurate hand placement, or bent leads can all lead to 
assembly failure due to poor solder joints. This problem is 
solved with the RLCC. The pc board "leads" act as locating 
pins for the RLCC device. Since the device is leadless no 
bent leads can occur. Proper hand placement is made easier 
due to the locating pins. Slight modification can be made 
to pick and place equipment to use a "search" techqique to 
locate the proper placement of the component. All of these 
techniques improve the probabilities of accurate placement. 
A side benefit of ~his design is the fact that it makes 
wrong part. identification easier. With conventional surface 
mount technology, the device is just placed on a smooth pc 
board. 
,. 
,. 
If a component with the wrong lead configuration is 
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placed on the board, there is no way to tell the difference. 
If the RLCC is used and an RLCC with the wrong configuration 
. 
or a ·non-RLCC device is attempted to be·placed on the board, 
it will not fit. A hand assembler will be alerted to the 
problem immediately. Pick and place equipment can be 
mod.if ied to "sense" that the device did not drop into its 
proper Z-axis position. 
equipment. 
This will cause a shutdown of the 
In conventional surface mount technology the 
solder joint is the sole mechanical means for connecting the 
component to the pc board. This means that before the 
solder joint • made the only connection • the solder is 1S 
paste. Th.is· fact can cause problems during pc board 
' 
assembly. In order to prevent the parts from moving once 
the have been accurately placed, automatic handling systems 
must be designed to limit the forces transmitted to the 
assembly. Conveyor systems must operate in a smooth manner 
and cannot make any sharpe turns. If the assembly • lS 
stopped or turned too suddenly, the components can become 
misali·gned. Another problem encountered is the shifting of 
components during the reflow process . a·oth of these 
• problems are solved by the retaining action of the pc board 
leads. 
The application of solder paste in conventional 
surface mount assemblies can create problems. If the solder 
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paste is not screen printed extremely accurately, or the 
properties of the solder paste used are out of spec, solder 
bridging can result. This fact can limit the extent that 
conductors can be run between solder pads. This fact limits 
the density that can be used on the pc board. Because 
the pc board leads are raised above the surface of ·1the rest 
of the board, the probability of solder bridging is reduced. 
This is true because the distance between the solder paste 
and the pc board is increased. When the component is 
actually placed in position the recess acts to isolate one 
lead from the next. This fact icreases quality and allows 
for more runs to be placed between the leads. Both of 
these conditions result • 1.n cost saving to the user . 
A final advantage of using the RLCC design is its 
potential for solving the mismatch of coefficient of thermal 
expansion problem. Normallyi the difference between the 
coefficient of thermal expansion between the component and 
the pc board that it is mounted on, act to set up sheer 
stresses in the solder joint. These sheer stress eventuall·y 
cause the failure of the solder joint and subsequent failure 
of the assembly. An illustration of the sheer stresses 
' 
developed is shown in figure (22). Several characteristics 
of the RLCC cause most of these stresses to be transmitted 
from the solder joint to the pc board lead. This situation 
should lead to extended life for the solder joints of the 
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RLCC. The solder joint formed by the RLCC is completely 
_surrounded by the component itself. This aids the situation 
in two ways. First, since the reflow of the solder takes 
place • in a closed chamber, the solder will flow to 
completely fill up the space thus creating a better solder 
joint. The chances of w~cking, poor wetting and solder 
I 
bridging are reduced. The second·way is that the solder 
forms a solid bond between the pc board and its surrounding 
component. Since the pc board is ridgedly attached to the 
component, when the board tries to expand it is restricted 
by the component. They must be in the same place at the 
same time, they cannot expand at different rates. This fact 
acts to transfer most of the sheer stress from the solder 
jo'int to the pc board lead at the point where it joins the 
pc board. This joint should be sufficiently strong to 
withstand these stresses with failure of the pc board. 
A diagram of the stresses involved • 1S shown in figure 
data to support (23). There • l.S no experimental 
.this theory, but if the expected results are achieved, the 
RLCC can also eliminate the need for thermal coefficient of 
expansion matched pc boards. 
great cost savings to the user. 
Once again this results ' in 
The RLCC does not solve all of the problems of 
other surface mount devices. Two problems that exist with 
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the RLCC are outgassing of solvents during solder reflow and 
inspection of solder joints. If proper outgassing of 
solvents from the solder paste before reflow • .lS not 
accomplished, the gases could cause voids in the solder 
joint. Normally the solder joint is open to the atmosphere 
and the trapped gases can escape. Even under these 
conditions voids sometimes form. Since the solder joint on 
the RLCC • .lS in a closed chamber the situation • 1S worse. 
·There is no way for the trapped gases to escape. The other 
problem.is inspection of the solder joints for these voids. 
Since the solder joints are formed in a chamber that 
effectively 
inspection 
blocks 
are not 
them from 
possible. 
• view, visual means of 
Expensive inspection 
techniques such as x-rays would have to be used. · If the 
\., 
voids or other solder joint defects were not ()found, field 
( 
failures and reliability problems would result. 
prove very costly for the manufacturer. 
This would 
Both of the problems just discussed can be solved 
by modifying the design of the RLCC. By learning from the 
plated thru holes developed for the open via chip carrier, a 
new design for the recessed contact areas on the RLCC can be 
developeti. Instead of using the present configuration of 
the recessed area which is only open at the bottom of the 
device, the recess could be made to extend all the way thru 
the device so that it is open at the top of the device too. 
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The cross sectional are .. a at the top of the ·device would be 
larger than·at the bottom of the device. When the solder is 
reflowed using this design, gases can escape out the top of 
the device. This would reduce the formation of voids in the 
solder. The solder would flow to fill up the • via. The 
expanded opening at the top of the device prevents the 
solder from volcanoeing out the top of the hole~ It also 
acts to ensure that enough solder was used and that the 
entire solder joint area is filled with solder. This fact 
allows for visual inspection techniques to be used. 
The two largest drawbacks to the RLCC, are the 
fact that it requires a specially designed pc board and the 
fact that it has not been tested. rn· order to use the RLCC, 
new pc board designs must be developed. The formation of 
the pc board leads should not be difficult, but the fact 
that it requires special procedures would make it initially 
expensive. It is hopped that if used in production 
quantities, the cost savings from the other advantages of 
. . 
the RLCC would offset the extra costs of the pc board. 
The· other problem is that the RLCC is only a proposal. No 
actual components -have been developed. 
attributes have been tested in the field. 
None of its 
on paper, the 
RLCC has the potential of solving many of the problems 
facing users of surface mount components today. The RLCC 
.. ' ·, . 
" 
would have to prove itself to .be significantly better than 
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other designs in testing, and then fight the "also ran" 
syndrome before it would gain acceptance in the market 
place. 
In surmnary, the RLCC offers improved mechanical 
connection between the component and the pc board. It may 
help solve the problem of the __ mismatch of coefficient of 
thermal expansion that plaques much of surface mount 
technology. The RLCC has no leads that can be bent. Its 
configuration makes accurate alignment of the component 
easy. It also helps reduce the possibility of solder 
bridging. The main problem with the RLCC is the fact that 
it requires a specially adapted pc boar·d. This could leadl 
to initially higher costs. The RLCC only exists on ·paper. 
No actual testing has been conducted. Acceptance of. this 
device would depend on the outcome of any testing performed. 
The main characteristics of the RLCC are shown in the list 
below: 
.,. . ~ 
• I 
/ 
ADVANTAGES 
~ - Good mechanical connection between the 
• 
• 
• 
• 
. 
component and the pc board 
May solve TCE mismatch problems 
No leads to be qamaged 
Accurate placement on pc board 
Less solder bridging 
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DISADVANTAGES 
Needs special pc board 
Possible higher cost 
' 
No actual test ·results 
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CHOOSING A COMPONENT: 
-
With all the different component types and 
, 
different. applications available today, it is often very 
difficult to choose the right component for the job. As 
discussed earlier, each component type has its own 
advantages and disadvantages. Each new application has its 
own particular requtrements that might make one device 
favored over all the rest. There are no easy guide lines 
available to help the surf~ce mount user make the proper 
choice. The chart and discussion that follow are meant to 
partially fill this need. Many aspects of manufacturing, 
assemb-ly, and applications are rated. The five major types 
of packages discussed in this paper are rate~ against the 
conditions and against each other. Hopefully this chart can 
. 
be used as a quick initial reference for anyone trying to 
·choose the right component for their surface mount 
application. 
The chart is shown as figure (24). As can be seen 
the five package styles are listed vertically on the left 
side of the chart. The various categories that the 
component~-:_~e rated in are listed horizontally across 
top of the chart. The first catagory is ease 
the 
of 
manufacturing the component. The criteria used here was how 
well the package style utilized the technology already used 
) 
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to manufactur~ the dip package. If little change was 
necessary to convert from the dip to the new package, a high 
ratting was issued. If the new package rtYle required many 
changes in the manufacturing process, a poor rating was 
given. As can be seen, the LCCC and the PLCC received good 
ratings. Their manufacturing processes are largely based on 
those used in dip manufacturing and few· changes or new 
technology must be developed. The sore package received a 
very good rating. Manufacturing the SOIC uses exactly the 
same procedures used for the dip. The only differences are 
the spacing of the leads and the last bend in the leads to 
form the gull wing~ The ovcc and the RLCC both received a 
fair rating. Although much of the manufacturing expertise 
gained for the dip can be used on these two packages, the 
-
open vias represents a new component form. New tooling and 
new expertise will have to be developed in order to 
manufacture either package. 
The catagory labled shipping rates the components 
~on how they perform during shipping and handling. 
' . 
This 
includes shipping from the manufacturer to the assembly 
sight, as well as handlin~)Of the components at the assembly 
sight. 
rating. 
leadless. 
handling. 
The 
Thi.s 
LCCC, 
• l.S 
ovcc and the RLCC received a very 
mainly because all of these devices 
good 
are 
Leads can easilly be d~aged during shipping and 
.Bent leads can cause many·· problems down the 
\ 
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manufacturing line. 
/ 
For this reason extra shipping and 
handling precautions must1be taken for leaded devices. This 
costs the user money. The PLCC received a rating of good. 
It is a leaded device, so it suffers from the problems just 
discussed. The PLCC is somewhat protected from bent leads 
by the design of its "j" leads. These leads are bent under 
the package and are harder to damage. The SOIC received a 
rating of fair. The gull wing shape of the SOIC's leads 
leaves them exposed to easy damage. This charateristic 
means that the sore package requires extra care during 
shipping and handling which equates to extra costs for the 
user. 
The catagory of placement accuracy rates the 
components according to how they perform with regards to 
accurate placement of the component ·onto the pc board. The 
PLCC and the SOIC received fair ratings. This is mainly due 
to their leads. If the leads on the device have been 
damaged in any way, accurate placement cannot be achieved. 
The LCCC and the OVCC recieved the rating of good. These 
,\ two devices have no leads to be damaged and so are easier to 
place in the proper position. Finally the RLCC received a 
very good for this catagory. The RLCC not only is leadless, 
' 
but the pc board leads act to align the component· properly 
on the board. Where the LCCC or the ovcc can be placed off 
center or skewed on the board, the RLCC will be in the 
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I proper location every time. 
The next catagory is solderability. This catagory 
is based upon how the device behaves during the reflow 
solder process. The .LCCC, PLCC, and OVCC all received 
I 
a good rating in this catagory. All of these 
. ' 
components 
allow for out gasing of the solvents from the solder paste. 
They also have adaquate surfaces for the solder to adhere 
to. The sore package received a very good rating. This is 
mostly due to the components ability to self align itself 
during the reflow process. The SOIC is usually a very light 
package and this allows the surface tension of the molten 
solder to pull the package into alignment with the solder 
pads. The strong surface tension of the solder combined 
with the light weight of the package also lets the SOIC 
device be used on the underside of the pc board when both 
sides are to be used. The RLCC also received a very good in 
this catagory. This is because of the unique closed chamber 
of the RLCC. Having the pc board lead be surrounded by the 
recessed portion of the component actually forms a confined 
. . 
area for the solder when it is reflowed. This allows the 
solder to flow to completely fill up the chamber forming a 
solid solder joint. 
The next catagory • 1S inspection • Inspection 
refers to the ease in which the solder joints can be 
inspected after final assembly is complete. The LCCC only 
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received a fair rating for inspection. The solder
 joints 
lie under the component making visual inspection di
fficult. 
In high reliability applications, more expensive in
spection 
techniques will be required. The PLCC and the OVCC 
received 
ratings of good. Although the "j" leads of the PLCC are 
generally under the component, the fillets of sold
er that 
form around them generally allow visual inspection
 to be 
used. The ovcc suffers from the same problem as 
the LCCC 
does, the solder joints are under the package. The OVCC 
receives its slightly higher rating however, beca
use the 
' 
second row of contacts are made of open vias which a
llow for 
visual inspection to be used. The SOIC and
. the RLCC 
packages recived ratings of very good. The gull 
wing leads 
of the sore leaves its solder joints completely out in the 
open a~lowing for easy visual inspection. 'I
1he RLCC ' s open 
vias also leave all of its solder joints open for visual 
inspection. 
The remainder of the catagories deal wit
h 
applications of the components. The first cata
gory deals 
with military applications. The PLCC and the so
re device 
are rated poor for military applications. The 
main reason 
for this 
plastic. 
I 
1S the fact that the components are made of 
Plastic components cannot pass the stringent 
hermecticity requirements of military applications.
 Another 
less important reason is the fact that the devic
es have 
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external leadsQ 
the pc board. 
These leads take up extra real estate on 
Real estate is often of utmost importance in 
military applications such as missles. The ovcc received a 
rating of good. The ovcc is a ceramic package and is able 
to meet the tough environmental demands of the military 
application. It is rated slightly below the LCCC only 
because it has not been as ·well tested under actual! 
military conditions. The LCCC and the RLCC both are rated 
very good for military needs. The LCCC is currently the 
package of choice for military users today. It is both 
leadless ·and ceramic thereby meeting the military's two most 
important criteria. The RLCC received a very good rating 
even though it has not been tested under actual conditions. 
The on paper characteristics were used to rat~ this 
component. The RLCC is leadless and can be made of ceramic. 
The RLCC has the added advantages ot not needing a 
coefficient of thermal expansion matched pc board, and of 
removing the stress off the solder joint and onto the pc 
board lead. 
. . 
This should make the RLCC cheaper to use and 
give it a stronger life under harsh military conditions. 
Conswner goods are the next catagory. This group 
consists of products such as home computers and vcrs in 
which size and cost are major factors •. The LCCC and the 
ovcc are judged to be poor choices for consumer products. 
The reason for· this is that both components are ceramic. 
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Ceramic components are generally more expensive than plastic 
ones. : The high package int~grity offered by the 
. . 
I 
ceramic 
package are not required in the consumer environment. The 
• 
PLCC, sore and RLCC are all rated very good for consumer 
applications. All of these packages can· be made of plastic 
and are therfore cheaper to manufacture. They take up less 
space on the pc board than a dip package would. 
them ideal for the consumer environment. 
~ 
This makes 
The next catagory is the main frame computer. Due 
to the large size and cost of these machines, the cost and 
space savings that can be achieved using these type of 
surface mount components are-relatively insignificant. Few 
• using the techniques being discussed components packaged 
in this are used paper • in • main frames. Since the 
' 
cost and space savings of these components have been reduced 
in significance, all of the components are adaquate for this 
application. All of the package types being d.iscussed 
receive a rating of very good for main frame computers. 
The final two ca tagor ies dea:l with what type of 
capabilities are being placed into the package. The first 
catagory is for memory components. The LCCC, OVCC and RLCC 
receive poor ratings for memory components. The LCCC and 
the ovcc are made of ceramic and are therefor too costly 
for memory applications. The ovcc is designed for devices 
requiring high pin counts. Memory components do not require 
/ 
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~ high pin counts. The RLCC could be used for memory devices, 
but it would probably be more expensive to manufacture than 
other devices and so is eliminated from the memory market. 
The PLCC recives a good rating for memory. The package is 
cheap to manufacture and uses little pc board real estate. 
• The SOIC receives the highest rating for memory 
applications. The sore is the most similair package to the 
dip and is therefor the cheapest to manufacture. It • l.S 
perfect for applications not requiring large number of pins. 
The sore looses its advantages at high pin counts. The low 
pin counts mean that the advantages gained by using the PLCC 
design are not really required. The SOIC~is the lightest 
and cheapest component available and is therefor perfect for 
memory applications. 
The final catagory is VLSI applications. VLSI 
components require a large number of pins to be placed ' 1n 
the smallest area possible. Design rules must be used to 
reduce parasitics and tinuning problems caused by unequal 
lead lengths. The SOIC package is rated poor for VLSI 
needs. As pin counts get higher, the sore rapidly looses 
its advantages. Size, weight, parasitics and t~inuning 
problems all increase. The LCCC and the PLCC are both rated 
good for VLSI. The LCCC is good for VLSI in military 
applications but poor for conunercial applications. The PLCC 
is good for applications with a medium number of pins (less 
.• 
70 
, .. 
.... 
• 
than 84 pins). Above this pin count the PLCC uses.too much 
board space. The ovcc and the RLCC are rated very good for 
VLSI technology. They can both have multiple rows of 
contacts placed on 50 mil centers. This allows the highest 
pin counts to be placed in the smallest area. The RLCC can 
be used for both medium and high pin counts, while the ovcc 
is best for high pin counts. 
This 
organization 
technology • in 
chart is meant as a quick reference for the· 
contemplating the use of surface )ount 
their products • The chart can be used to 
I 
quickly narrow the choices down from many to one or two. 
Once the chart has been used to narrow the field, more 
r· 
extensive r~search must be done in order to match the right 
component to the .P~rticular needs of the one application 
being studied. 
• 
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THE FUTURE: 
bright. 
complete. 
The future of surface mount components looks very 
The initial developement stage is just about 
More and more companies are using surface mount 
components in order to acheive the advantages long claimed 
by advocates of the tec~nology. As surface mount technology 
matures, more and more circuits will be placed on each chip. 
The chips will become smaller and so will the surface mount 
packages that they are placed in. As the packages continue 
to become smaller, more components will be able to be placed 
in the same area of the pc board. The overall • size and 
weight of products using surface mount technology will 
continue to go down. The • main problem that will be 
encountered as this trend developes is heat 
Since more circuits will be placed on each chip, 
dissapation. 
I 
the power 
dissapated by the chip will be greater. The greater the 
amount of heat generat;ed by the chip, the greater the heat 
load on the package. The same holds true for the heat load 
' . 
on the pc board. As more of these heat generating chips are 
packed into a smaller area on the pc board, the heat load on 
the pc board goes up. New methods of dissipating this heat 
must be developed if the miniaturat:i.on of components 
• 1S 
going to realize its full potential. One possible method of 
combatting this heat dissipation problem is the use of the 
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heat pi~. 
The heat pipe is a device that can be used .to 
dissipate heat. Its basic principles of operation are much 
the same as a refrigeration system. Hughes Aircraft Company 
is developing the use of heat pipes for cooling high density 
printed wiring boards [32]. Heat pipes reduce compon~nt 
temperature and hot spots on the pc boards. Reducing the 
component temperature will increase the reliability of the 
assembly. The heat pipe works by evaporating a liquid 
from the heated area and condensing it in a cooler area. 
The liquid then flows back to the heated area by capillary 
• 
action. This action transfers the heat generated by the 
chip to a cooler area. A heat pipe is usually constructed 
of three main components. These components are the 
hermetically sealed shell, the wick structure and the heat 
pipe fluid. The shell material provides sufficient 
structural strength to withstand the internal vapor pressure 
developed at maximum operating temperat1J.re. The shell must 
also be a good conductor of heat so that the heat can be 
transmitted from the source to the heat pipe fluid. The 
main function of the wick is to supply the capillary pumping 
action required for fluid circulation. The fluid acts as 
the heat transfer medium. Areas where heat is added to the 
system are known as evaporators, while areas where heat is 
removed from the system are known as condensers. The 
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addition of heat to any portion of the tube will cause the 
• temperature 
evaporation 
all along the wall to rise thru local 
of the heat pipe fluid. The mechanisms 
affecting the flow of heat axially along the pipe are all 
extremely rapid so the adjustment of temperature occurs 
almost instantaneously. When heat is added to the pipe wall 
it is transferred to the heat pipe liquid. The heat then 
causes the liquid to evaporate. As this occurs the heat of 
vaporization is absorbed by the fluid and is carried away 
from the source (the heat generating chip). The 
then flows. to the cooler areas of the heat pipe. 
vapor 
As the 
vapor comes in contact with the cooler walls of the outer 
shell it condenses. During this process the heat absorbed 
by the vapor during evaporation is returned to the cool wall 
where it can be carried away from the system. The outer 
shell of the heat pipe being~~veloped by Hughes for prin~e<i 
circuit cards is made of beryllium copper. Beryllium c.:,pper 
is used for its high yield strength, its high thermal 
conductivity and its ease of manufacture. The circuit board 
heat pipe uses stainless steel screen wicks • 1n the 
evaporator and condenser areas and 
stainless steel artery wick between them. 
a sintered-fiber 
The evaporator 
and condenser wicks provide a short.heat transfer path from 
the shell to the vapor space which results 0 1n a low 
temperature drop. This screen ha~ a high resistance ):o 
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fluid flow however so the artery wick is required. The 
artery wick provides a low resistance path to fluid flow and 
allows the capillary pumping action to take place. 
The heat pipe is usually an integral part of the 
I 
pc board. the outer shell is designed to come in contact 
with the bottom of the heat generating device. The heat can 
be carried away either by a metal core or through the pc 
board's edge connector. Currently the heat pipe will add 
size, weight and cost to any pc board. This would be true 
·how.ever for any heat dissipation method used. In the future 
as the technology matures, smaller, more effecient heat 
pipes can be developed. The use of heat pipes may be the 
next step • in solving the· h·ea:t dis. .. sip·ation problems as 
miniaturization corttinue:s.-.. . . .... ,.· . 
This entire paper has been dedicated to discussing 
the different methods of packaging semiconductor devices 
using surface mount technology. Most of the discussion has 
centered ·around reducing the size, weight and cost of these 
packages. The easiest way to reduce the size, weight and 
cost of these packages is by not using them at all. Why 
isn't the chip just mounted directly on the pc board without 
the bulky package? The procedure being used to accomplish 
this is called chip-on-board technology or COB. 
! 
, . 
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C0B is actually ·not a new idea. 
industry has used this basic concept for years. 
~he hybrid 
The main 
qrawback to the developement of this technology has been the 
protection of the chip from the harsh envirorurient. The main 
., 
purpose of the packages used in surface mount 
• l.S the 
protection of the chip inside from possible damage caused by 
the outside world. In the future there promises to be many 
more applications that do not require the tough protection 
layers required today. New advances in COB technology will 
make it even more attractive. As board real estate becomes 
more expensive, COB will be looked upon to help reduce the 
board space required for a given function. 
There are basically three steps involved 
I 1n the 
manufacturing of a COB assembly. The three steps are 
attaching ttdie to the pc board, wire bonding the· chip to 
the contacts on the board and finally encapsulating the chip 
(33]. Attaching the die to the pc board is accomplished by 
screen printing a pattern of adhesive epoxy dots onto the pc 
board. Matching the thermal coefficient of 
I 
expansion 
between the chip and the pc board is a major function of 
thi-_s~ adhesive. Once the epoxy is in place, a pick and place 
I 
I 
machine is used to place the chip onto the board. The epoxy 
• 1S then cured. After curing, a visual inspection 
• 1S 
performed. The next step in the manufacturing process 
I 
1S 
wire.bonding. One of two kinds of wire are normally used for 
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wire bonding of COB assemblies. Gold and aluminum are the 
two most commonly used materials. When aluminum is used the 
wire is ultrasonically scrubbed through the thin gold 
plating on the bonding pad. This action then welds the wire 
to the tin-nickel layer below the gold. The thin gold layer 
is used to prevent the oxidation of the tin-nickel layer. 
If the gold layer is too thick, the wire will not be able to 
scrub through it forming a weak bond. When gold • wire • 1S 
used a thicker gold layer is required. In gold welding the 
purpose is not to scrub through the gold layer, btit to weld 
to the gold layer. A gold to gold bond is then formed. 
Thermosoni~ welding is used to accomplish· this bond. Since 
it uses both ultrasonic vibration and elevated temperature 
to form the weld, thermosonic welding is faster than 
ultrasonic welding alone. Machine vision systems can be 
used to guide and inspect the wire bonding process in both 
methods [33]. After wire bonding, the assembly goes through 
an electrical and vj.sual inspection. The final s··tep in 
manufacturing is the encapsulation of the assembly. This is 
done to protect the chip from the environment. The most 
common metho{i used to encapsulate,the chip is to encase it 
• The epoxy forms a good barrier aga.inst moisture in epoxy. 
penatration. The biggest problem with • to using epoxy 
protect the chip • that once the has been cured, 1S epoxy 
rework • virtually imposible • 1S The epoxy used for 
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encapsulation must be carefully choosen to match the 
coefficient of thermal expansion of the pc board. An 
alternative to using epoxy is to use a lid of molded plastic 
or metal. The lid can be mounted into small holes in the pc 
board and can be secured by ultrasonic welding, epoxy or 
even screws. The advantage of using a removable lid is of 
course to make repair work possible. 
The main advantage of COB technology I 1S its 
greatly reduced size. Without the bulky package required 
for other surface mount devices, the COB uses only slightly 
.more board space than the chip itself would. Specially 
molded pc baords can actually conform to the shape of the 
chip. 
not 
This means that the additi~n of a COB component will. 
I increase the thickness'of the assembly at all. Th·e 
assembly will on:ly be as thick as the pc board itself. An 
~ 
example of this is shown in figure (~S). This also helps to 
protect the chip from physical" shocks from the environment. 
By eliminating the need for the protective outer package, 
the cost of tooling for the package is eliminated. All the 
cost associated with inventorying these parts are also 
eliminated. Pc board designers are not limited by having to 
conform their design to the pattern of a particular device. 
Wire bonding gives the designer much more freedom 
I in 
designing his circuits. Because the COB .assembly time • .lS 
less than for a soldering process, manufacturing lead times 
78 
are reduced. All these factors P-t:Od\l~·e. cost savings .for the 
user. 
The two largest problems with COB technology are 
the lack of hermeticity and heat dissipation problems. The 
epoxy covering does not give the COB assembly a true 
hermetic seal. This eliminates the COB process from 
military applications. This limitation could also be 
sufficient to limit the use of COB 
• in some consumer 
applications as well. Since the large surface area needed 
for cooling is eliminated when the package is eliminated, 
the COB assembly is limited in its capability to dissipate 
the heat generated by the chip. The range of heat 
dissipation is typically limited from between .3 watts and 
1.0 watt (33]. For this reason CMOS technology is often 
used in COB assemblies. CMOS technology uses les:; power 
than bipolar technology. In the future it might be possible 
to place heat pipes under the chip to provide the cooling 
.required to ensure the proper operation of the circuit. 
COB technology is really surface mount technology 
taken one step further. Today COB technology is limi\ed by 
the lack of hermeticity and the care required in handling 
the raw chi~s before they have been encapsulated. Once 
encapsulation has been accomplished rework is very 
difficult. This means tight in-process inspections and 
procedures must be used. The lack of heat dissipation 
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capabilities also limits. the use of COB. In the 
future many comsumer applications will appear that do not 
have- the 
applications 
these areas. 
strict . hermeticity requirements of many 
today. COB will first make its advances • in 
Improved methods of encapsulation may one day 
solve the hermeticity problem and allow for rework at the 
same time. This improvement would open up many doors that 
a,re now clo·s'.ed to COB technology. Finally, impr:.ovements 
·i.n heat dis.sipation techniques · should a1·1o·w .COB to ·h;andl-e: 
the heat loads placed on it. COB i.s .ar1 old idea tha·t· ·ha-s: 
great potential of becoming :the second: generation of surf·:ace 
mount components. 
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Summary: 
The standard dip package is no longer economical 
to use in todays densly packed semiconductor applications. 
Surface mount technology has stepped foward and promised to 
fill the new demands being placed on the electronics 
packaging industry today. Many new package designs are being 
offered by many different suppliers. Most users seem to be 
waiting to see which package type will be the best before 
they invest heavily in new products and equipment. In the 
past there was only one clear choice for the best package 
design for the job, the dual in line package. Which style 
of new package will become the new number one? It is very 
likely that none of the new packages will be cle·ar·ly 
dominant for all applications.· Each of the desig·ns 
discussed earlier has its good and bad points. This paper 
h.as been dedicated to reviewing the assests and drawbacks of 
some of the proposed competitors. Instead of waiting for 
a winner to emerge, users must examine all facets of both 
their operation and their application and choose the best 
design for them. A chart was developed within this paper 
that will aid the surface mount user in taking the first 
steps in choosing the right component for his application. 
This chart clearly outlines some of the characteristics of 
the components and some applications that must be considered 
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when making the choice of which component·should be used. 
Multiple package styles are here to stay. The user who 
stops waiting and carefully chooses the right package for 
. 
his appliQation will be the real winner in today's 
competitive market. 
bright, 
mount 
While future of surface mount technology looks very· 
several challenges still lie ahead if surface 
is to be used most efficiently. Among the problems 
yet to be solved are solder joint reliability, and heat 
dissipation problems. The developement of surface mount 
technology can not stay static in its current form. The. 
idea of surface mounting of electronic components should be 
further developed using techniques such as chip on board 
technology. Surface mount holds great promise for the 
future. Further developement of the technology is required 
however to overcome the problems just mentioned and to 
unlock the full potential of the surface mount system. 
,. 
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LCCC DEVICES 
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Description 
Board size 
# of holes 
# of layers 
Board cost 
Material cost 
Labor cost 
Burden cost 
Total mfg. cost 
( 
Existing Board 
I 3.251 sq. 
133 
in. 
3 
X 
.. ~ .. 
Y; 
z 
B 
X+Y+Z+B 
Figure l Ref. (34] 
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SMT 
1.75 sq. 
3.,3 
2/ 
• 3·1X 
.47Y 
.27B 
.39B 
.39(X+Y+Z+B) 
·C·,: 
.. . 1n. 
,, 
' ·, 
Material 
Alumina 
Kovar 
G-10 Epoxy-Glass 
G-30 Polymide Glass 
Copper 
Aluminum 
Molybdenum 
• 
16% cu-68% Invar-16%Cu 
20% Cu-68% Invar-16%Cu 
5% Ni-90% Moly-5% Ni 
13% Cu-74% Moly-13% cu 
":•, 
)· 
TCE in./in./c ~ lOA-6 
6.5 
6 •. o 
12-14 
12-13 
16 .·9 
5.8 
6.3 
5: .• ;74 
6. S:· 
Figure 3. ~ef. 1!l 
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Purity of Alumina 
85% 
91% 
94% 
99.5% 
Thermal Conductivity 
Figure 5. Ref. (15] 
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Watts/Meter, c. 
14.7 
16.8 
27.6 
37.1 
., 
FIGURE 6 
LCCCs WITH AND 
WITHOUT SOLDER PADS 
88 
/\. ·, ·· ~"" lo 
FIGURE 7 
20 PIN PLCC 
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SOIC DEVICES 
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LCCC SOLDER COLUMN ASSEMBLY • 
Production steps in SMC manufacture comparisons 
Solder 
PLATE PRINTED 
BOARD WITH 
Sn/Pb SOLDER 
PRETIN 
COMPONENTS IN 
MOL TEN Sn/Pb SOLDER 
SCR[EN PRINTf 0 
BOARD w/SOLO[R 
CREAM TO = .006 IN. 
DISPENSE DOTS OF 
NONCONDUCTIVE 
AOttESIVf 
PICK & PLACE 
MOUNT OF 
COMPONENTS 
PR[BAKE ASSEMBLED 
PRINTED BOARD AT BO('C 
FOR 30 MIN. 
REflOW SOLDER AT 
210nC FOR 60 S. 
REMOVE FLUX IN 
BOILING f REON TE 
TEST & REWORK 
VS 
FIGURE 20 
Epoxy 
SCREEN CONDUCTIVE EPOXY 
ONTO UNTINNEO 
PRINTED BOARD 
I DISP[NSE DOTS OF 
NONCONOUCTl\'E 
EPOXY 
PICK & PLACE 
MOUNT OF 
COMPONENTS 
CURE EPOXY VIA 
OVEN. IR TUNNEL. 
OR VAPOR PHASE 
TEST & REWORK 
CONDUCTIVE EPOXY VS. REFLOW SOLDER 
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